{"id":"https://openalex.org/W2289725165","doi":"https://doi.org/10.1109/socc.2015.7406937","title":"A multi-level collaboration low-power design based on embedded system","display_name":"A multi-level collaboration low-power design based on embedded system","publication_year":2015,"publication_date":"2015-09-01","ids":{"openalex":"https://openalex.org/W2289725165","doi":"https://doi.org/10.1109/socc.2015.7406937","mag":"2289725165"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2015.7406937","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2015.7406937","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 28th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100388989","display_name":"Xiang Wang","orcid":"https://orcid.org/0000-0001-8799-2644"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xiang Wang","raw_affiliation_strings":["School of Electronic and Information Engineering, Beihang University Beijing 100191, China","School of Electronic and Information Engineering, Beihang University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"School of Electronic and Information Engineering, Beihang University Beijing 100191, China","institution_ids":["https://openalex.org/I82880672"]},{"raw_affiliation_string":"School of Electronic and Information Engineering, Beihang University, Beijing, China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100412950","display_name":"Lin Li","orcid":"https://orcid.org/0000-0003-3296-961X"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lin Li","raw_affiliation_strings":["School of Electronic and Information Engineering, Beihang University Beijing 100191, China","School of Electronic and Information Engineering, Beihang University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"School of Electronic and Information Engineering, Beihang University Beijing 100191, China","institution_ids":["https://openalex.org/I82880672"]},{"raw_affiliation_string":"School of Electronic and Information Engineering, Beihang University, Beijing, China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002794703","display_name":"Longbin Zhang","orcid":"https://orcid.org/0000-0001-8785-5885"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Longbin Zhang","raw_affiliation_strings":["Institute of Computing Technology Chinese Academy of Sciences Beijing 100190, China","Institute of Computing Technology Chinese Academy of Sciences, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology Chinese Academy of Sciences Beijing 100190, China","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]},{"raw_affiliation_string":"Institute of Computing Technology Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090878134","display_name":"Weike Wang","orcid":"https://orcid.org/0000-0003-4964-917X"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weike Wang","raw_affiliation_strings":["School of Electronic and Information Engineering, Beihang University Beijing 100191, China","School of Electronic and Information Engineering, Beihang University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"School of Electronic and Information Engineering, Beihang University Beijing 100191, China","institution_ids":["https://openalex.org/I82880672"]},{"raw_affiliation_string":"School of Electronic and Information Engineering, Beihang University, Beijing, China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100451783","display_name":"Rong Zhang","orcid":"https://orcid.org/0000-0002-1602-4133"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Rong Zhang","raw_affiliation_strings":["School of Electronic and Information Engineering, Beihang University Beijing 100191, China","School of Electronic and Information Engineering, Beihang University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"School of Electronic and Information Engineering, Beihang University Beijing 100191, China","institution_ids":["https://openalex.org/I82880672"]},{"raw_affiliation_string":"School of Electronic and Information Engineering, Beihang University, Beijing, China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100781552","display_name":"Yi Zhang","orcid":"https://orcid.org/0000-0002-6125-2696"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yi Zhang","raw_affiliation_strings":["School of Electronic and Information Engineering, Beihang University Beijing 100191, China","School of Electronic and Information Engineering, Beihang University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"School of Electronic and Information Engineering, Beihang University Beijing 100191, China","institution_ids":["https://openalex.org/I82880672"]},{"raw_affiliation_string":"School of Electronic and Information Engineering, Beihang University, Beijing, China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074596657","display_name":"Quanneng Shen","orcid":null},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Quanneng Shen","raw_affiliation_strings":["School of Electronic and Information Engineering, Beihang University Beijing 100191, China","Beihang University, Beijing, CN"],"affiliations":[{"raw_affiliation_string":"School of Electronic and Information Engineering, Beihang University Beijing 100191, China","institution_ids":["https://openalex.org/I82880672"]},{"raw_affiliation_string":"Beihang University, Beijing, CN","institution_ids":["https://openalex.org/I82880672"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5100388989"],"corresponding_institution_ids":["https://openalex.org/I82880672"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.1466162,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"186","last_page":"190"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.7456733584403992},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.6609887480735779},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6266140937805176},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.6172810196876526},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5479122400283813},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.5183971524238586},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5138030648231506},{"id":"https://openalex.org/keywords/power-management","display_name":"Power management","score":0.502708911895752},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.469906747341156},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4302579164505005},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.42511850595474243},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37240803241729736},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.322045236825943},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.29228076338768005},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27733516693115234},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.25518739223480225},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23121356964111328},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.20672228932380676},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.17888092994689941},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10558333992958069},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09723901748657227},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.08874234557151794}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.7456733584403992},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6609887480735779},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6266140937805176},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.6172810196876526},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5479122400283813},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.5183971524238586},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5138030648231506},{"id":"https://openalex.org/C2778774385","wikidata":"https://www.wikidata.org/wiki/Q4437810","display_name":"Power management","level":3,"score":0.502708911895752},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.469906747341156},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4302579164505005},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.42511850595474243},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37240803241729736},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.322045236825943},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.29228076338768005},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27733516693115234},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.25518739223480225},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23121356964111328},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.20672228932380676},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.17888092994689941},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10558333992958069},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09723901748657227},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.08874234557151794},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2015.7406937","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2015.7406937","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 28th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5600000023841858}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W162527601","https://openalex.org/W2002377960","https://openalex.org/W2046610859","https://openalex.org/W2117960873","https://openalex.org/W4248673897","https://openalex.org/W6650807564"],"related_works":["https://openalex.org/W3127845477","https://openalex.org/W2145376025","https://openalex.org/W2421981162","https://openalex.org/W1583123542","https://openalex.org/W2938543345","https://openalex.org/W2102121056","https://openalex.org/W3140585965","https://openalex.org/W2130965751","https://openalex.org/W4247326638","https://openalex.org/W2052583367"],"abstract_inverted_index":{"This":[0],"essay":[1],"provides":[2],"a":[3,17,57],"multi-level":[4,58],"collaboration":[5,59],"low-power":[6,18,60],"design":[7],"based":[8],"on":[9,51],"embedded":[10],"processor,":[11],"builds":[12],"SoC":[13,19],"(System-on-Chip)":[14],"and":[15,25,36,47],"designs":[16],"by":[20],"register":[21],"level,":[22],"system":[23,37],"level":[24],"gate":[26],"level.":[27],"The":[28],"designed":[29],"clock":[30,63],"gating":[31,62],"module,":[32],"power":[33],"management":[34],"module":[35],"program":[38],"coordination":[39],"can":[40,65],"be":[41,66],"used":[42,67],"to":[43,55],"realize":[44,56],"the":[45],"sleep":[46],"wake":[48],"up":[49],"functions":[50],"SoC.":[52],"In":[53],"order":[54],"designing,":[61],"circuit":[64,69],"in":[68],"designing.":[70]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}