{"id":"https://openalex.org/W2292657149","doi":"https://doi.org/10.1109/socc.2015.7406922","title":"Floorplan and congestion aware framework for optimal SRAM selection for memory subsystems","display_name":"Floorplan and congestion aware framework for optimal SRAM selection for memory subsystems","publication_year":2015,"publication_date":"2015-09-01","ids":{"openalex":"https://openalex.org/W2292657149","doi":"https://doi.org/10.1109/socc.2015.7406922","mag":"2292657149"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2015.7406922","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2015.7406922","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 28th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019597041","display_name":"Gaurav Narang","orcid":"https://orcid.org/0000-0001-9517-1280"},"institutions":[{"id":"https://openalex.org/I119939252","display_name":"Indraprastha Institute of Information Technology Delhi","ror":"https://ror.org/03vfp4g33","country_code":"IN","type":"education","lineage":["https://openalex.org/I119939252"]},{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Gaurav Narang","raw_affiliation_strings":["VLSI and Embedded Systems Lab, IIIT Delhi, New Delhi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI and Embedded Systems Lab, IIIT Delhi, New Delhi, India","institution_ids":["https://openalex.org/I119939252","https://openalex.org/I68891433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075302768","display_name":"Alexander Fell","orcid":"https://orcid.org/0000-0002-9955-2643"},"institutions":[{"id":"https://openalex.org/I119939252","display_name":"Indraprastha Institute of Information Technology Delhi","ror":"https://ror.org/03vfp4g33","country_code":"IN","type":"education","lineage":["https://openalex.org/I119939252"]},{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Alexander Fell","raw_affiliation_strings":["VLSI and Embedded Systems Lab, IIIT Delhi, New Delhi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI and Embedded Systems Lab, IIIT Delhi, New Delhi, India","institution_ids":["https://openalex.org/I119939252","https://openalex.org/I68891433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060514919","display_name":"Prakhar Raj Gupta","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094169","display_name":"STMicroelectronics (India)","ror":"https://ror.org/00ft7bw25","country_code":"IN","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210094169"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Prakhar Raj Gupta","raw_affiliation_strings":["STMicroelectronics, Greater Noida, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Greater Noida, India","institution_ids":["https://openalex.org/I4210094169"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063583051","display_name":"Anuj Grover","orcid":"https://orcid.org/0000-0002-6057-4984"},"institutions":[{"id":"https://openalex.org/I4210094169","display_name":"STMicroelectronics (India)","ror":"https://ror.org/00ft7bw25","country_code":"IN","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210094169"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anuj Grover","raw_affiliation_strings":["STMicroelectronics, Greater Noida, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Greater Noida, India","institution_ids":["https://openalex.org/I4210094169"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2008,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.61743533,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"pp","issue":null,"first_page":"105","last_page":"110"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9046370983123779},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6833254098892212},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6705259084701538},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.5964680314064026},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5423910617828369},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5325868129730225},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.49220481514930725},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4515988230705261},{"id":"https://openalex.org/keywords/selection","display_name":"Selection (genetic algorithm)","score":0.4499717950820923},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4150211215019226},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4040480852127075},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4020204246044159},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21766135096549988},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.20047926902770996},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.13055133819580078}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9046370983123779},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6833254098892212},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6705259084701538},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.5964680314064026},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5423910617828369},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5325868129730225},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.49220481514930725},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4515988230705261},{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.4499717950820923},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4150211215019226},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4040480852127075},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4020204246044159},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21766135096549988},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20047926902770996},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.13055133819580078},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2015.7406922","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2015.7406922","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 28th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8199999928474426,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1485245098","https://openalex.org/W1990775449","https://openalex.org/W2005728718","https://openalex.org/W2097746659","https://openalex.org/W2121963261","https://openalex.org/W2122674270","https://openalex.org/W2134174053","https://openalex.org/W2165792197","https://openalex.org/W2166402720","https://openalex.org/W2198098822"],"related_works":["https://openalex.org/W2055008360","https://openalex.org/W1500063550","https://openalex.org/W2135118255","https://openalex.org/W215057456","https://openalex.org/W2106366463","https://openalex.org/W1535718467","https://openalex.org/W2662219006","https://openalex.org/W2519754576","https://openalex.org/W3022464115","https://openalex.org/W3092470009"],"abstract_inverted_index":{"Embedded":[0],"memories":[1],"are":[2,170,184],"the":[3,7,44,55,58,99,102,133,140,167],"key":[4],"contributor":[5],"to":[6,47,73,142,189],"chip":[8],"area,":[9],"dynamic":[10,119,176],"power":[11,59,91,120,177],"dissipation":[12],"and":[13,57,77,90,95,128,175],"also":[14,164],"form":[15],"a":[16,66,71,81,112,190],"significant":[17],"part":[18],"of":[19,30,80,98,116,160],"critical":[20],"path":[21],"for":[22,35,111,186],"high":[23],"performance":[24],"advanced":[25],"SoCs.":[26],"Therefore,":[27],"optimal":[28,61],"selection":[29,63],"memory":[31,62,82],"instances":[32],"becomes":[33],"imperative":[34],"SoC":[36],"designers.":[37],"While":[38],"EDA":[39],"tools":[40],"have":[41],"evolved":[42],"over":[43],"past":[45],"years":[46],"optimally":[48],"select":[49],"standard":[50],"logic":[51,97],"cells":[52],"depending":[53],"on":[54],"timing":[56],"constraints,":[60],"is":[64,121,149],"largely":[65],"manual":[67],"process.":[68,195],"We":[69,163],"propose":[70],"framework":[72,138],"optimize":[74],"power,":[75],"performance,":[76],"area":[78,125],"(PPA)":[79],"subsystem":[83],"(MSS)":[84],"by":[85,123,126,130,172,178],"including":[86],"floorplan":[87,134],"dependent":[88],"delays":[89,169],"consumption":[92],"in":[93,101,153],"interconnects":[94],"glue":[96],"MSS":[100],"pre-RTL":[103],"stage.":[104],"Through":[105],"this":[106],"framework,":[107],"we":[108],"demonstrate":[109],"that":[110,166],"4":[113],"Mb":[114],"assembly":[115],"SRAM":[117],"instances,":[118],"reduced":[122,171],"44%,":[124],"49%,":[127],"leakage":[129],"71%":[131],"with":[132,157],"aware":[135],"selection.":[136],"The":[137],"has":[139],"capability":[141],"use":[143],"different":[144],"estimates,":[145],"when":[146],"routing":[147,187],"congestion":[148],"important":[150],"(for":[151],"example,":[152],"low":[154,191],"cost":[155,192],"processes":[156],"less":[158],"number":[159],"metal":[161,182,194],"layers).":[162],"show":[165],"interconnect":[168],"about":[173],"68%":[174],"58%,":[179],"if":[180],"additional":[181],"layers":[183],"available":[185],"compared":[188],"6":[193]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}