{"id":"https://openalex.org/W2291075189","doi":"https://doi.org/10.1109/socc.2015.7406912","title":"KnapSim - Run-time efficient hardware-software partitioning technique for FPGAs","display_name":"KnapSim - Run-time efficient hardware-software partitioning technique for FPGAs","publication_year":2015,"publication_date":"2015-09-01","ids":{"openalex":"https://openalex.org/W2291075189","doi":"https://doi.org/10.1109/socc.2015.7406912","mag":"2291075189"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2015.7406912","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2015.7406912","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 28th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071376919","display_name":"Kratika Garg","orcid":"https://orcid.org/0000-0003-3937-4395"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Kratika Garg","raw_affiliation_strings":["CHiPES Research Centre, Nanyang Technological University Singapore"],"affiliations":[{"raw_affiliation_string":"CHiPES Research Centre, Nanyang Technological University Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102731318","display_name":"Yan Lin Aung","orcid":"https://orcid.org/0000-0001-7640-2821"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Yan Lin Aung","raw_affiliation_strings":["CHiPES Research Centre, Nanyang Technological University Singapore"],"affiliations":[{"raw_affiliation_string":"CHiPES Research Centre, Nanyang Technological University Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002694277","display_name":"Siew-Kei Lam","orcid":"https://orcid.org/0000-0002-8346-2635"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Siew-Kei Lam","raw_affiliation_strings":["CHiPES Research Centre, Nanyang Technological University Singapore"],"affiliations":[{"raw_affiliation_string":"CHiPES Research Centre, Nanyang Technological University Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070475093","display_name":"Thambipillai Srikanthan","orcid":"https://orcid.org/0000-0003-3664-4345"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Thambipillai Srikanthan","raw_affiliation_strings":["CHiPES Research Centre, Nanyang Technological University Singapore"],"affiliations":[{"raw_affiliation_string":"CHiPES Research Centre, Nanyang Technological University Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5071376919"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.646,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.71568892,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"64","last_page":"69"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7445284724235535},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.721808671951294},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.6845616698265076},{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.6490428447723389},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.6276871562004089},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5738423466682434},{"id":"https://openalex.org/keywords/execution-time","display_name":"Execution time","score":0.48321259021759033},{"id":"https://openalex.org/keywords/knapsack-problem","display_name":"Knapsack problem","score":0.47659701108932495},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.47540315985679626},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.4688355028629303},{"id":"https://openalex.org/keywords/software-quality","display_name":"Software quality","score":0.4172343909740448},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1795339286327362},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17785507440567017},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.11903530359268188}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7445284724235535},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.721808671951294},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.6845616698265076},{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.6490428447723389},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.6276871562004089},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5738423466682434},{"id":"https://openalex.org/C2989134064","wikidata":"https://www.wikidata.org/wiki/Q288510","display_name":"Execution time","level":2,"score":0.48321259021759033},{"id":"https://openalex.org/C113138325","wikidata":"https://www.wikidata.org/wiki/Q864457","display_name":"Knapsack problem","level":2,"score":0.47659701108932495},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.47540315985679626},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.4688355028629303},{"id":"https://openalex.org/C117447612","wikidata":"https://www.wikidata.org/wiki/Q1412670","display_name":"Software quality","level":4,"score":0.4172343909740448},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1795339286327362},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17785507440567017},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.11903530359268188},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2015.7406912","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2015.7406912","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 28th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1446348358","https://openalex.org/W1513656191","https://openalex.org/W1583432580","https://openalex.org/W1584298845","https://openalex.org/W1985980847","https://openalex.org/W1998368685","https://openalex.org/W2001435604","https://openalex.org/W2022306346","https://openalex.org/W2066498751","https://openalex.org/W2081636751","https://openalex.org/W2097485911","https://openalex.org/W2117127097","https://openalex.org/W2118737254","https://openalex.org/W2122822771","https://openalex.org/W2540264764","https://openalex.org/W6729094888"],"related_works":["https://openalex.org/W241127407","https://openalex.org/W2381035939","https://openalex.org/W2468477307","https://openalex.org/W2910645127","https://openalex.org/W162895179","https://openalex.org/W1521824362","https://openalex.org/W1984030868","https://openalex.org/W2359219221","https://openalex.org/W2084470113","https://openalex.org/W2007503867"],"abstract_inverted_index":{"FPGAs":[0,54],"with":[1],"integrated":[2],"hard":[3],"processors":[4],"delivering":[5],"a":[6,47],"combination":[7],"of":[8,22,39,78,90,92],"performance,":[9],"power":[10],"savings":[11],"and":[12,37,65,69,94],"flexibility":[13],"are":[14],"becoming":[15],"leading":[16],"products":[17],"in":[18,88],"the":[19,34,79],"market.":[20],"Use":[21],"this":[23,43],"platform":[24],"calls":[25],"for":[26,53],"efficient":[27,49],"hardware-software":[28,50],"partitioning,":[29],"which":[30],"is":[31,82],"crucial":[32],"to":[33],"overall":[35],"performance":[36,77],"reliability":[38],"these":[40],"platforms.":[41],"In":[42],"paper,":[44],"we":[45],"present":[46],"run-time":[48],"partitioning":[51],"technique":[52],"called":[55],"`KnapSim'.":[56],"It":[57],"employs":[58],"two":[59],"well-known":[60],"heuristics":[61],"-":[62],"0-1":[63],"Knapsack":[64],"Simulated":[66,86],"Annealing":[67,87],"algorithms,":[68],"provides":[70],"near-optimal":[71],"solutions.":[72],"Experimental":[73],"results":[74,93],"show":[75],"that":[76],"proposed":[80],"method":[81],"significantly":[83],"better":[84],"than":[85],"terms":[89],"quality":[91],"run-time.":[95]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}