{"id":"https://openalex.org/W2291558802","doi":"https://doi.org/10.1109/socc.2015.7406898","title":"A process-variation-aware multi-scenario high-level synthesis algorithm for distributed-register architectures","display_name":"A process-variation-aware multi-scenario high-level synthesis algorithm for distributed-register architectures","publication_year":2015,"publication_date":"2015-09-01","ids":{"openalex":"https://openalex.org/W2291558802","doi":"https://doi.org/10.1109/socc.2015.7406898","mag":"2291558802"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2015.7406898","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2015.7406898","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 28th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012314055","display_name":"Koki Igawa","orcid":null},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Koki Igawa","raw_affiliation_strings":["Department of Computer Science and Communications Engineering, Waseda University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Communications Engineering, Waseda University","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056061175","display_name":"Youhua Shi","orcid":"https://orcid.org/0000-0002-1473-9776"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Youhua Shi","raw_affiliation_strings":["Waseda Institute for Advanced Study, Waseda University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Waseda Institute for Advanced Study, Waseda University","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061982025","display_name":"Masao Yanagisawa","orcid":"https://orcid.org/0000-0002-5168-3214"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masao Yanagisawa","raw_affiliation_strings":["Department of Computer Science and Communications Engineering, Waseda University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Communications Engineering, Waseda University","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087516286","display_name":"Nozomu Togawa","orcid":"https://orcid.org/0000-0003-3400-3587"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Nozomu Togawa","raw_affiliation_strings":["Department of Computer Science and Communications Engineering, Waseda University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Communications Engineering, Waseda University","institution_ids":["https://openalex.org/I150744194"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I150744194"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"7","last_page":"12"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7803853750228882},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.7365138530731201},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.691292405128479},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5978637933731079},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.543152928352356},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5233154296875},{"id":"https://openalex.org/keywords/variation","display_name":"Variation (astronomy)","score":0.5026078224182129},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.4764852225780487},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.44877350330352783},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4453752338886261},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.43492603302001953},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.41764742136001587},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4116842746734619},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3956161439418793},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.365164577960968},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3622087836265564},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.31605851650238037},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2304462194442749},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.11400032043457031},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10850146412849426}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7803853750228882},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.7365138530731201},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.691292405128479},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5978637933731079},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.543152928352356},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5233154296875},{"id":"https://openalex.org/C2778334786","wikidata":"https://www.wikidata.org/wiki/Q1586270","display_name":"Variation (astronomy)","level":2,"score":0.5026078224182129},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.4764852225780487},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.44877350330352783},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4453752338886261},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.43492603302001953},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.41764742136001587},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4116842746734619},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3956161439418793},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.365164577960968},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3622087836265564},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31605851650238037},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2304462194442749},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.11400032043457031},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10850146412849426},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C44870925","wikidata":"https://www.wikidata.org/wiki/Q37547","display_name":"Astrophysics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2015.7406898","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2015.7406898","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 28th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","score":0.6200000047683716,"display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1989428908","https://openalex.org/W1997893521","https://openalex.org/W2003610890","https://openalex.org/W2007252437","https://openalex.org/W2009125817","https://openalex.org/W2013956913","https://openalex.org/W2043731469","https://openalex.org/W2052945447","https://openalex.org/W2151681416","https://openalex.org/W3141205881","https://openalex.org/W3149637621","https://openalex.org/W4230512174","https://openalex.org/W6682789593"],"related_works":["https://openalex.org/W3141861494","https://openalex.org/W2161004825","https://openalex.org/W2080729117","https://openalex.org/W1516038830","https://openalex.org/W2044534563","https://openalex.org/W2172010869","https://openalex.org/W2080804043","https://openalex.org/W1624807520","https://openalex.org/W1559659176","https://openalex.org/W1973499252"],"abstract_inverted_index":{"In":[0,48],"order":[1],"to":[2,16,130],"tackle":[3],"a":[4,17,23,27,32,44,53,72,76,83,110],"process-variation":[5],"problem,":[6],"we":[7,41,51,96],"can":[8,42],"define":[9],"several":[10,142],"scenarios,":[11,71],"each":[12,89],"of":[13,90,124,136],"which":[14,36],"corresponds":[15],"particular":[18],"LSI":[19,34,46],"behavior,":[20],"such":[21],"as":[22],"typical-case":[24,73,103,126],"scenario":[25,74,127],"and":[26,56,75,79,104,107],"worst-case":[28,77,105,138],"scenario.":[29],"By":[30],"designing":[31],"single":[33,84],"chip":[35],"realizes":[37],"multiple":[38],"scenarios":[39,92,106],"simultaneously,":[40],"have":[43],"process-variation-tolerant":[45],"chip.":[47,85],"this":[49],"paper,":[50],"propose":[52],"process-variation-aware":[54],"low-latency":[55],"multi-scenario":[57],"high-level":[58],"synthesis":[59],"algorithm":[60,120],"targeting":[61],"new":[62],"distributed-register":[63],"architectures,":[64],"called":[65],"HDR":[66],"architectures.":[67],"We":[68,86],"assume":[69],"two":[70],"scenario,":[78,139],"realize":[80],"them":[81],"onto":[82],"first":[87],"schedule/bind":[88],"the":[91,98,102,122,125,134,137],"independently.":[93],"After":[94],"that,":[95],"commonize":[97],"scheduling/binding":[99],"results":[100,116],"for":[101],"thus":[108],"generate":[109],"commonized":[111],"area-minimized":[112],"floorplan":[113],"result.":[114],"Experimental":[115],"show":[117],"that":[118],"our":[119],"reduces":[121],"latency":[123,135],"by":[128],"up":[129],"50%":[131],"without":[132],"increasing":[133],"compared":[140],"with":[141],"existing":[143],"methods.":[144]},"counts_by_year":[{"year":2016,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}