{"id":"https://openalex.org/W2084373512","doi":"https://doi.org/10.1109/socc.2014.6948962","title":"SoC Scan-Chain verification utilizing FPGA-based emulation platform and SCE-MI interface","display_name":"SoC Scan-Chain verification utilizing FPGA-based emulation platform and SCE-MI interface","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2084373512","doi":"https://doi.org/10.1109/socc.2014.6948962","mag":"2084373512"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2014.6948962","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2014.6948962","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 27th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043440853","display_name":"Bill Jason Tomas","orcid":null},"institutions":[{"id":"https://openalex.org/I133999245","display_name":"University of Nevada, Las Vegas","ror":"https://ror.org/0406gha72","country_code":"US","type":"education","lineage":["https://openalex.org/I133999245"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Bill Jason Tomas","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Nevada Las Vegas, USA","Dept. of Electrical & Computer Engineering, University of Nevada Las Vegas, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Nevada Las Vegas, USA","institution_ids":["https://openalex.org/I133999245"]},{"raw_affiliation_string":"Dept. of Electrical & Computer Engineering, University of Nevada Las Vegas, USA","institution_ids":["https://openalex.org/I133999245"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069124655","display_name":"Yingtao Jiang","orcid":"https://orcid.org/0000-0001-7453-9365"},"institutions":[{"id":"https://openalex.org/I133999245","display_name":"University of Nevada, Las Vegas","ror":"https://ror.org/0406gha72","country_code":"US","type":"education","lineage":["https://openalex.org/I133999245"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yingtao Jiang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Nevada Las Vegas, USA","Dept. of Electrical & Computer Engineering, University of Nevada Las Vegas, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Nevada Las Vegas, USA","institution_ids":["https://openalex.org/I133999245"]},{"raw_affiliation_string":"Dept. of Electrical & Computer Engineering, University of Nevada Las Vegas, USA","institution_ids":["https://openalex.org/I133999245"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029144194","display_name":"Mei Yang","orcid":"https://orcid.org/0000-0002-9510-1079"},"institutions":[{"id":"https://openalex.org/I133999245","display_name":"University of Nevada, Las Vegas","ror":"https://ror.org/0406gha72","country_code":"US","type":"education","lineage":["https://openalex.org/I133999245"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mei Yang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Nevada Las Vegas, USA","Dept. of Electrical & Computer Engineering, University of Nevada Las Vegas, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Nevada Las Vegas, USA","institution_ids":["https://openalex.org/I133999245"]},{"raw_affiliation_string":"Dept. of Electrical & Computer Engineering, University of Nevada Las Vegas, USA","institution_ids":["https://openalex.org/I133999245"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5043440853"],"corresponding_institution_ids":["https://openalex.org/I133999245"],"apc_list":null,"apc_paid":null,"fwci":0.27718137,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.62387102,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"398","last_page":"403"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.8362655639648438},{"id":"https://openalex.org/keywords/hardware-emulation","display_name":"Hardware emulation","score":0.7789915204048157},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7312924861907959},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.714337944984436},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6171708703041077},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6121199131011963},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4979989528656006},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.491001158952713},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.4876776933670044},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.48680779337882996},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4584618806838989},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.42055124044418335},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3633185625076294},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.28303223848342896},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2295626997947693},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.18515899777412415},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13767120242118835},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09072837233543396}],"concepts":[{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.8362655639648438},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.7789915204048157},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7312924861907959},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.714337944984436},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6171708703041077},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6121199131011963},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4979989528656006},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.491001158952713},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.4876776933670044},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.48680779337882996},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4584618806838989},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.42055124044418335},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3633185625076294},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.28303223848342896},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2295626997947693},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.18515899777412415},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13767120242118835},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09072837233543396},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2014.6948962","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2014.6948962","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 27th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2163124097","https://openalex.org/W2164795190","https://openalex.org/W2556749250","https://openalex.org/W4302458519"],"related_works":["https://openalex.org/W2553035740","https://openalex.org/W21049189","https://openalex.org/W2111928029","https://openalex.org/W2134712318","https://openalex.org/W1501621551","https://openalex.org/W2117171289","https://openalex.org/W1974621628","https://openalex.org/W1552599848","https://openalex.org/W2167571917","https://openalex.org/W2110102663"],"abstract_inverted_index":{"Scan-chain":[0],"is":[1,42],"a":[2,23,70],"well-established":[3],"design-for-testability":[4],"(DFT)":[5],"methodology":[6,71],"used":[7,21],"for":[8,80,102,108],"testing":[9],"digital":[10],"circuits.":[11],"As":[12],"SoC":[13,51],"complexity":[14,37],"increases,":[15],"thousands":[16],"of":[17,38,47,151],"registers":[18],"can":[19,54],"be":[20,57,131],"in":[22,59,143,164],"design,":[24],"which":[25],"makes":[26],"it":[27],"difficult":[28],"to":[29,72,124,130,160],"implement":[30],"full-scan":[31],"testing.":[32],"More":[33],"so,":[34],"as":[35,158],"the":[36,39,45,103,112,116,140,144,149,161],"scan":[40,52],"algorithm":[41],"dependent":[43],"on":[44],"number":[46],"design":[48],"registers,":[49],"large":[50],"designs":[53],"no":[55],"longer":[56],"verified":[58],"RTL":[60,136,165],"simulation":[61],"unless":[62],"portioned":[63],"into":[64],"smaller":[65],"sub-blocks.":[66],"This":[67],"paper":[68],"proposes":[69],"decrease":[73],"scan-chain":[74],"verification":[75,126],"time":[76],"utilizing":[77],"SCE-MI":[78],"(Standard":[79],"Co-Emulation":[81],"Modeling":[82],"Interface":[83],"protocol)":[84],"and":[85,94,115,128,155],"an":[86],"FPGA-based":[87],"emulation":[88,120,141],"platform.":[89],"A":[90],"high-level":[91],"(SystemC)":[92],"testbench":[93],"FPGA":[95,117],"synthesizable":[96],"hardware":[97],"transactor":[98],"models":[99],"are":[100,122],"developed":[101],"ISCAS89":[104],"S400":[105],"benchmark":[106],"circuit":[107],"high-speed":[109],"communications":[110],"between":[111],"CPU":[113],"workstation":[114],"emulator.":[118],"The":[119],"results":[121],"compared":[123],"other":[125],"methodologies,":[127],"found":[129],"82%":[132],"faster":[133],"than":[134],"regular":[135],"simulation.":[137,166],"In":[138],"addition,":[139],"runs":[142],"MHz":[145],"speed":[146],"range,":[147],"allowing":[148],"incorporation":[150],"software":[152],"applications,":[153],"drivers,":[154],"operating":[156],"systems,":[157],"opposed":[159],"Hz":[162],"range":[163]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}