{"id":"https://openalex.org/W2075493167","doi":"https://doi.org/10.1109/socc.2014.6948959","title":"Memristor crossbar based multicore neuromorphic processors","display_name":"Memristor crossbar based multicore neuromorphic processors","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2075493167","doi":"https://doi.org/10.1109/socc.2014.6948959","mag":"2075493167"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2014.6948959","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2014.6948959","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 27th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5104090957","display_name":"Tarek M. Taha","orcid":null},"institutions":[{"id":"https://openalex.org/I127591826","display_name":"University of Dayton","ror":"https://ror.org/021v3qy27","country_code":"US","type":"education","lineage":["https://openalex.org/I127591826"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Tarek M. Taha","raw_affiliation_strings":["University of Dayton, Dayton, OH, USA","University of Dayton, OH 45469, USA"],"affiliations":[{"raw_affiliation_string":"University of Dayton, Dayton, OH, USA","institution_ids":["https://openalex.org/I127591826"]},{"raw_affiliation_string":"University of Dayton, OH 45469, USA","institution_ids":["https://openalex.org/I127591826"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103010512","display_name":"Raqibul Hasan","orcid":"https://orcid.org/0000-0001-6681-2202"},"institutions":[{"id":"https://openalex.org/I127591826","display_name":"University of Dayton","ror":"https://ror.org/021v3qy27","country_code":"US","type":"education","lineage":["https://openalex.org/I127591826"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Raqibul Hasan","raw_affiliation_strings":["University of Dayton, Dayton, OH, USA","University of Dayton, OH 45469, USA"],"affiliations":[{"raw_affiliation_string":"University of Dayton, Dayton, OH, USA","institution_ids":["https://openalex.org/I127591826"]},{"raw_affiliation_string":"University of Dayton, OH 45469, USA","institution_ids":["https://openalex.org/I127591826"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055959085","display_name":"Chris Yakopcic","orcid":"https://orcid.org/0000-0001-6401-272X"},"institutions":[{"id":"https://openalex.org/I127591826","display_name":"University of Dayton","ror":"https://ror.org/021v3qy27","country_code":"US","type":"education","lineage":["https://openalex.org/I127591826"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chris Yakopcic","raw_affiliation_strings":["University of Dayton, Dayton, OH, USA","University of Dayton, OH 45469, USA"],"affiliations":[{"raw_affiliation_string":"University of Dayton, Dayton, OH, USA","institution_ids":["https://openalex.org/I127591826"]},{"raw_affiliation_string":"University of Dayton, OH 45469, USA","institution_ids":["https://openalex.org/I127591826"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5104090957"],"corresponding_institution_ids":["https://openalex.org/I127591826"],"apc_list":null,"apc_paid":null,"fwci":4.6053,"has_fulltext":false,"cited_by_count":48,"citation_normalized_percentile":{"value":0.95360165,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"383","last_page":"389"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.9366104602813721},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.9333822131156921},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.9173193573951721},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6985094547271729},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.6065694689750671},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.59727942943573},{"id":"https://openalex.org/keywords/memistor","display_name":"Memistor","score":0.5398440361022949},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5266906023025513},{"id":"https://openalex.org/keywords/spiking-neural-network","display_name":"Spiking neural network","score":0.4989352226257324},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4875437915325165},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41360852122306824},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3742125630378723},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3458266258239746},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.30445271730422974},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.26575708389282227},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1146327555179596},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11452847719192505},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10809904336929321}],"concepts":[{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.9366104602813721},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.9333822131156921},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.9173193573951721},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6985094547271729},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.6065694689750671},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.59727942943573},{"id":"https://openalex.org/C1895703","wikidata":"https://www.wikidata.org/wiki/Q6034938","display_name":"Memistor","level":4,"score":0.5398440361022949},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5266906023025513},{"id":"https://openalex.org/C11731999","wikidata":"https://www.wikidata.org/wiki/Q9067355","display_name":"Spiking neural network","level":3,"score":0.4989352226257324},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4875437915325165},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41360852122306824},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3742125630378723},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3458266258239746},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.30445271730422974},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.26575708389282227},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1146327555179596},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11452847719192505},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10809904336929321},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2014.6948959","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2014.6948959","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 27th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W56485575","https://openalex.org/W1560435481","https://openalex.org/W1975801482","https://openalex.org/W1990315422","https://openalex.org/W2076184423","https://openalex.org/W2089597903","https://openalex.org/W2107994122","https://openalex.org/W2112181056","https://openalex.org/W2128222428","https://openalex.org/W2131933864","https://openalex.org/W2138565468","https://openalex.org/W2155377787","https://openalex.org/W2162269870","https://openalex.org/W2162651880","https://openalex.org/W2163031927","https://openalex.org/W2187230075","https://openalex.org/W2583034590","https://openalex.org/W3152310809","https://openalex.org/W4240331638","https://openalex.org/W6675895567","https://openalex.org/W6676181673","https://openalex.org/W6733095152"],"related_works":["https://openalex.org/W2171130799","https://openalex.org/W3212508523","https://openalex.org/W1568378063","https://openalex.org/W1995352804","https://openalex.org/W3207218810","https://openalex.org/W2015477599","https://openalex.org/W4253441086","https://openalex.org/W3164474614","https://openalex.org/W2895545069","https://openalex.org/W1872623660"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"memristor-based":[3],"neuromorphic":[4,89],"circuits":[5],"for":[6],"non-linear":[7],"separable":[8,52],"pattern":[9],"recognition.":[10],"We":[11,77,91],"initially":[12],"describe":[13],"a":[14,63],"memristor":[15,65,86],"based":[16,29,88],"neuron":[17,32],"circuit":[18],"and":[19,50,102],"then":[20],"show":[21],"how":[22],"multilayer":[23],"neural":[24,36,134],"networks":[25],"can":[26,118],"be":[27],"constructed":[28],"on":[30,95],"this":[31],"circuit.":[33],"By":[34],"applying":[35],"network":[37],"learning":[38,46],"algorithms":[39],"to":[40],"these":[41],"circuits,":[42],"we":[43],"demonstrate":[44],"the":[45,69,80,93,99,104,107,110],"of":[47,84,106],"both":[48],"linearly":[49],"non-linearly":[51],"logic":[53],"functions.":[54],"The":[55,112],"simulations":[56],"are":[57],"carried":[58],"out":[59],"in":[60,109],"SPICE":[61],"using":[62],"detailed":[64],"model":[66],"so":[67],"that":[68,115],"crossbar":[70,87],"is":[71],"simulated":[72],"as":[73,75],"accurately":[74],"possible.":[76],"also":[78],"examine":[79],"system":[81],"level":[82],"performance":[83,128],"multicore":[85],"processors.":[90],"consider":[92],"impact":[94],"on-chip":[96],"routing,":[97],"calculate":[98],"chip":[100],"areas,":[101],"evaluate":[103],"timing":[105],"systems":[108],"study.":[111],"results":[113],"indicate":[114],"such":[116],"architectures":[117,130],"enable":[119],"over":[120,125],"300,000":[121],"times":[122],"energy":[123],"efficiencies":[124],"traditional":[126],"high":[127],"computing":[129],"when":[131],"processing":[132],"large":[133],"networks.":[135]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":8},{"year":2018,"cited_by_count":7},{"year":2017,"cited_by_count":13},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}