{"id":"https://openalex.org/W2080047309","doi":"https://doi.org/10.1109/socc.2014.6948940","title":"Reliability aware logic synthesis through rewriting","display_name":"Reliability aware logic synthesis through rewriting","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2080047309","doi":"https://doi.org/10.1109/socc.2014.6948940","mag":"2080047309"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2014.6948940","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2014.6948940","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 27th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041707043","display_name":"Satish Grandhi","orcid":null},"institutions":[{"id":"https://openalex.org/I27577105","display_name":"University College Cork","ror":"https://ror.org/03265fv13","country_code":"IE","type":"education","lineage":["https://openalex.org/I27577105"]},{"id":"https://openalex.org/I181231927","display_name":"National University of Ireland","ror":"https://ror.org/00shsf120","country_code":"IE","type":"education","lineage":["https://openalex.org/I181231927"]}],"countries":["IE"],"is_corresponding":true,"raw_author_name":"Satish Grandhi","raw_affiliation_strings":["University College Cork National University of Ireland, Cork, IE","Department of Electrical & Electronic Engineering, University College Cork, Ireland"],"affiliations":[{"raw_affiliation_string":"University College Cork National University of Ireland, Cork, IE","institution_ids":["https://openalex.org/I181231927","https://openalex.org/I27577105"]},{"raw_affiliation_string":"Department of Electrical & Electronic Engineering, University College Cork, Ireland","institution_ids":["https://openalex.org/I27577105"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072187728","display_name":"Christian Spagnol","orcid":null},"institutions":[{"id":"https://openalex.org/I181231927","display_name":"National University of Ireland","ror":"https://ror.org/00shsf120","country_code":"IE","type":"education","lineage":["https://openalex.org/I181231927"]},{"id":"https://openalex.org/I27577105","display_name":"University College Cork","ror":"https://ror.org/03265fv13","country_code":"IE","type":"education","lineage":["https://openalex.org/I27577105"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Christian Spagnol","raw_affiliation_strings":["University College Cork National University of Ireland, Cork, IE","Department of Electrical & Electronic Engineering, University College Cork, Ireland"],"affiliations":[{"raw_affiliation_string":"University College Cork National University of Ireland, Cork, IE","institution_ids":["https://openalex.org/I181231927","https://openalex.org/I27577105"]},{"raw_affiliation_string":"Department of Electrical & Electronic Engineering, University College Cork, Ireland","institution_ids":["https://openalex.org/I27577105"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101985191","display_name":"Jiaoyan Chen","orcid":"https://orcid.org/0000-0002-0287-951X"},"institutions":[{"id":"https://openalex.org/I27577105","display_name":"University College Cork","ror":"https://ror.org/03265fv13","country_code":"IE","type":"education","lineage":["https://openalex.org/I27577105"]},{"id":"https://openalex.org/I181231927","display_name":"National University of Ireland","ror":"https://ror.org/00shsf120","country_code":"IE","type":"education","lineage":["https://openalex.org/I181231927"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Jiaoyan Chen","raw_affiliation_strings":["University College Cork National University of Ireland, Cork, IE","Department of Electrical & Electronic Engineering, University College Cork, Ireland"],"affiliations":[{"raw_affiliation_string":"University College Cork National University of Ireland, Cork, IE","institution_ids":["https://openalex.org/I181231927","https://openalex.org/I27577105"]},{"raw_affiliation_string":"Department of Electrical & Electronic Engineering, University College Cork, Ireland","institution_ids":["https://openalex.org/I27577105"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016443261","display_name":"Emanuel Popovici","orcid":"https://orcid.org/0000-0001-6813-5030"},"institutions":[{"id":"https://openalex.org/I181231927","display_name":"National University of Ireland","ror":"https://ror.org/00shsf120","country_code":"IE","type":"education","lineage":["https://openalex.org/I181231927"]},{"id":"https://openalex.org/I27577105","display_name":"University College Cork","ror":"https://ror.org/03265fv13","country_code":"IE","type":"education","lineage":["https://openalex.org/I27577105"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Emanuel Popovici","raw_affiliation_strings":["University College Cork National University of Ireland, Cork, IE","Department of Electrical & Electronic Engineering, University College Cork, Ireland"],"affiliations":[{"raw_affiliation_string":"University College Cork National University of Ireland, Cork, IE","institution_ids":["https://openalex.org/I181231927","https://openalex.org/I27577105"]},{"raw_affiliation_string":"Department of Electrical & Electronic Engineering, University College Cork, Ireland","institution_ids":["https://openalex.org/I27577105"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007470213","display_name":"Sorin Cotafona","orcid":null},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Sorin Cotafona","raw_affiliation_strings":["Technische Universiteit Delft, Delft, Zuid-Holland, NL","Faculty of EE, Mathematics and CS, Delft University of Technology, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Technische Universiteit Delft, Delft, Zuid-Holland, NL","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Faculty of EE, Mathematics and CS, Delft University of Technology, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5041707043"],"corresponding_institution_ids":["https://openalex.org/I181231927","https://openalex.org/I27577105"],"apc_list":null,"apc_paid":null,"fwci":0.2093,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.60430407,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"274","last_page":"279"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7386972308158875},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.68868088722229},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6604198813438416},{"id":"https://openalex.org/keywords/rewriting","display_name":"Rewriting","score":0.5742229223251343},{"id":"https://openalex.org/keywords/circuit-reliability","display_name":"Circuit reliability","score":0.5416094064712524},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5340330600738525},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.533218264579773},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5218055248260498},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5097491145133972},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5053778290748596},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4919378459453583},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.47538697719573975},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.44230949878692627},{"id":"https://openalex.org/keywords/transformation","display_name":"Transformation (genetics)","score":0.43667811155319214},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4274616241455078},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4254688620567322},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3780912756919861},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3285018801689148},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3058222532272339},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.28046488761901855},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20750531554222107},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1415219008922577}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7386972308158875},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.68868088722229},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6604198813438416},{"id":"https://openalex.org/C154690210","wikidata":"https://www.wikidata.org/wiki/Q1668499","display_name":"Rewriting","level":2,"score":0.5742229223251343},{"id":"https://openalex.org/C2778309119","wikidata":"https://www.wikidata.org/wiki/Q5121614","display_name":"Circuit reliability","level":4,"score":0.5416094064712524},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5340330600738525},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.533218264579773},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5218055248260498},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5097491145133972},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5053778290748596},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4919378459453583},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.47538697719573975},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.44230949878692627},{"id":"https://openalex.org/C204241405","wikidata":"https://www.wikidata.org/wiki/Q461499","display_name":"Transformation (genetics)","level":3,"score":0.43667811155319214},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4274616241455078},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4254688620567322},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3780912756919861},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3285018801689148},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3058222532272339},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.28046488761901855},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20750531554222107},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1415219008922577},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2014.6948940","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2014.6948940","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 27th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1528837436","https://openalex.org/W1999638666","https://openalex.org/W2017521824","https://openalex.org/W2030123347","https://openalex.org/W2076602574","https://openalex.org/W2079492534","https://openalex.org/W2100465945","https://openalex.org/W2104402818","https://openalex.org/W2122623243","https://openalex.org/W2125169487","https://openalex.org/W2138851610","https://openalex.org/W2163205571","https://openalex.org/W2332860651","https://openalex.org/W3143290261","https://openalex.org/W3152239234","https://openalex.org/W4233419022"],"related_works":["https://openalex.org/W29481652","https://openalex.org/W2069145203","https://openalex.org/W2085176210","https://openalex.org/W1702800398","https://openalex.org/W2106889348","https://openalex.org/W2083793411","https://openalex.org/W2135500595","https://openalex.org/W2543766998","https://openalex.org/W573124066","https://openalex.org/W1592424226"],"abstract_inverted_index":{"The":[0,39],"low":[1],"reliability":[2,35,81,95,106,141],"of":[3,36,74,104,143],"advanced":[4],"CMOS":[5],"devices":[6],"has":[7,13],"become":[8],"a":[9,26,48,72,93,140],"critical":[10],"issue":[11],"that":[12,50,62,78,113,136],"to":[14,30,43,120,145],"be":[15],"considered":[16],"in":[17,99,118],"the":[18,34,66,80,84,102,105,116],"digital":[19],"IC":[20],"design":[21,27,117],"flow.":[22],"This":[23,87],"paper":[24],"introduces":[25],"time":[28],"methodology":[29,49,97],"address":[31],"and":[32,57,60,109],"improve":[33],"combinational":[37],"circuits.":[38],"key":[40],"idea":[41],"is":[42],"employ":[44],"local":[45,75],"transformation":[46,76],"rules,":[47],"were":[51],"extensively":[52],"used":[53],"for":[54],"area,":[55],"delay,":[56],"power":[58],"optimizations":[59],"demonstrate":[61],"they":[63],"can":[64,138],"reduce":[65],"error":[67],"probability":[68],"as":[69],"well.We":[70],"propose":[71],"set":[73],"rules":[77],"enhance":[79],"without":[82],"altering":[83],"circuit":[85,94,123],"functionality.":[86],"functional":[88],"rewriting":[89],"capability,":[90],"along":[91],"with":[92],"assessment":[96],"developed":[98],"house,":[100],"enables":[101],"integration":[103],"aware":[107],"analysis":[108],"logic":[110],"optimization":[111],"algorithm":[112],"iteratively":[114],"transforms":[115],"order":[119],"achieve":[121],"higher":[122],"reliability.":[124],"Experimental":[125],"results":[126],"based":[127],"on":[128,131],"simulations":[129],"performed":[130],"MCNC":[132],"benchmark":[133],"circuits":[134],"indicate":[135],"method":[137],"provide":[139],"improvement":[142],"up":[144],"7.5%.":[146]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}