{"id":"https://openalex.org/W2072753410","doi":"https://doi.org/10.1109/socc.2014.6948907","title":"A clock generator based on multiplying delay-locked loop","display_name":"A clock generator based on multiplying delay-locked loop","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2072753410","doi":"https://doi.org/10.1109/socc.2014.6948907","mag":"2072753410"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2014.6948907","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2014.6948907","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 27th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002491602","display_name":"Chorng-Sii Hwang","orcid":"https://orcid.org/0000-0002-6322-9000"},"institutions":[{"id":"https://openalex.org/I75357094","display_name":"National Yunlin University of Science and Technology","ror":"https://ror.org/04qkq2m54","country_code":"TW","type":"education","lineage":["https://openalex.org/I75357094"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chorng-Sii Hwang","raw_affiliation_strings":["Department of Electrical Engineering, National Yunlinguocw University of Science and Technology, Yunlin County, Taiwan","Department of Electrical Engineering, National Yunlin University of Science and Technology, 64002, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Yunlinguocw University of Science and Technology, Yunlin County, Taiwan","institution_ids":["https://openalex.org/I75357094"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Yunlin University of Science and Technology, 64002, Taiwan","institution_ids":["https://openalex.org/I75357094"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Ting-Li Chu","orcid":null},"institutions":[{"id":"https://openalex.org/I75357094","display_name":"National Yunlin University of Science and Technology","ror":"https://ror.org/04qkq2m54","country_code":"TW","type":"education","lineage":["https://openalex.org/I75357094"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ting-Li Chu","raw_affiliation_strings":["Graduate School of Engineering Science and Technology, National Yunlin University of Science and Technology, Yunlin County, Taiwan","Graduate School of Engineering Science and Technology, National Yunlin University of Science & Technology, 64002, Taiwan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering Science and Technology, National Yunlin University of Science and Technology, Yunlin County, Taiwan","institution_ids":["https://openalex.org/I75357094"]},{"raw_affiliation_string":"Graduate School of Engineering Science and Technology, National Yunlin University of Science & Technology, 64002, Taiwan","institution_ids":["https://openalex.org/I75357094"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020279524","display_name":"Wen\u2010Cheng Chen","orcid":"https://orcid.org/0000-0003-3788-3516"},"institutions":[{"id":"https://openalex.org/I75357094","display_name":"National Yunlin University of Science and Technology","ror":"https://ror.org/04qkq2m54","country_code":"TW","type":"education","lineage":["https://openalex.org/I75357094"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wen-Cheng Chen","raw_affiliation_strings":["Department of Electrical Engineering, National Yunlinguocw University of Science and Technology, Yunlin County, Taiwan","Department of Electrical Engineering, National Yunlin University of Science and Technology, 64002, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Yunlinguocw University of Science and Technology, Yunlin County, Taiwan","institution_ids":["https://openalex.org/I75357094"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Yunlin University of Science and Technology, 64002, Taiwan","institution_ids":["https://openalex.org/I75357094"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5002491602"],"corresponding_institution_ids":["https://openalex.org/I75357094"],"apc_list":null,"apc_paid":null,"fwci":0.2129,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.60868497,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"98","last_page":"102"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8752596378326416},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.8454945683479309},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6807188391685486},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5391855835914612},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.5325409770011902},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.5254387259483337},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.511372983455658},{"id":"https://openalex.org/keywords/signal-edge","display_name":"Signal edge","score":0.48762980103492737},{"id":"https://openalex.org/keywords/signal-generator","display_name":"Signal generator","score":0.47760722041130066},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.472280353307724},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47054794430732727},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.4568295478820801},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.454037606716156},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.44710758328437805},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.4309538006782532},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.4295249581336975},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4198911488056183},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3090302348136902},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2424386739730835},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.2067815661430359},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12675729393959045},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.12059730291366577},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11066162586212158},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.08878788352012634}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8752596378326416},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.8454945683479309},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6807188391685486},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5391855835914612},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.5325409770011902},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.5254387259483337},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.511372983455658},{"id":"https://openalex.org/C117525741","wikidata":"https://www.wikidata.org/wiki/Q775654","display_name":"Signal edge","level":4,"score":0.48762980103492737},{"id":"https://openalex.org/C207912722","wikidata":"https://www.wikidata.org/wiki/Q1259123","display_name":"Signal generator","level":3,"score":0.47760722041130066},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.472280353307724},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47054794430732727},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.4568295478820801},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.454037606716156},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.44710758328437805},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.4309538006782532},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.4295249581336975},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4198911488056183},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3090302348136902},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2424386739730835},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2067815661430359},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12675729393959045},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.12059730291366577},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11066162586212158},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.08878788352012634},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2014.6948907","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2014.6948907","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 27th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7699999809265137,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1663093963","https://openalex.org/W2005421687","https://openalex.org/W2026861460","https://openalex.org/W2115448026","https://openalex.org/W2134899771","https://openalex.org/W2136138043","https://openalex.org/W2145648782","https://openalex.org/W6636999283"],"related_works":["https://openalex.org/W4238211836","https://openalex.org/W2071924372","https://openalex.org/W4284685595","https://openalex.org/W3120154297","https://openalex.org/W910049632","https://openalex.org/W2542472824","https://openalex.org/W2377552037","https://openalex.org/W2134407795","https://openalex.org/W4200596515","https://openalex.org/W2154337543"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"clock":[4,26,51],"generator":[5,27],"based":[6],"on":[7],"multiplying":[8],"delay-locked":[9],"loop":[10],"(MDLL).":[11],"With":[12],"the":[13,16,20,25,30,34,41,44,48,85,91],"aid":[14],"of":[15,43,77,87,94],"frequency":[17,45,93],"detector":[18],"and":[19,33,63,83],"improved":[21],"select":[22],"logic":[23],"circuitry,":[24],"can":[28],"perform":[29],"lock-in":[31],"process":[32],"edge-selecting":[35],"function":[36],"correctly.":[37],"It":[38],"also":[39],"provides":[40],"capability":[42],"switching":[46],"like":[47],"conventional":[49],"PLL-based":[50],"generators":[52],"without":[53],"any":[54],"external":[55],"control":[56],"signal.":[57],"The":[58,71,97],"test":[59],"chip":[60],"is":[61,101],"designed":[62],"fabricated":[64],"in":[65],"TSMC":[66],"0.18":[67],"\u00b5m":[68],"CMOS":[69],"process.":[70],"core":[72],"circuitry":[73],"occupies":[74],"an":[75],"area":[76],"0.06":[78],"mm":[79],"<sup":[80],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[81],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[82],"consumes":[84],"power":[86],"22.4":[88],"mW":[89],"at":[90],"output":[92],"1.19":[95],"GHz.":[96],"measured":[98],"peak-peak":[99],"jitter":[100],"19.2ps.":[102]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-04-17T18:11:37.981687","created_date":"2025-10-10T00:00:00"}