{"id":"https://openalex.org/W1989366104","doi":"https://doi.org/10.1109/socc.2014.6948901","title":"On wiring delays reduction of tree-based FPGA using 3-D fabric","display_name":"On wiring delays reduction of tree-based FPGA using 3-D fabric","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W1989366104","doi":"https://doi.org/10.1109/socc.2014.6948901","mag":"1989366104"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2014.6948901","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2014.6948901","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 27th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044271464","display_name":"Vinod Pangracious","orcid":"https://orcid.org/0000-0002-4240-6610"},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Vinod Pangracious","raw_affiliation_strings":["LIP6, University Pierre and Marie Curie Paris VI","LIP6 / University Pierre and Marie Curie Paris VI, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6, University Pierre and Marie Curie Paris VI","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"LIP6 / University Pierre and Marie Curie Paris VI, France","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060448451","display_name":"Mohamed Sahbi Marrakchi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mohamed Sahbi Marrakchi","raw_affiliation_strings":["Flexras Technologies, Paris France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Flexras Technologies, Paris France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108405631","display_name":"Habib Mehrez","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Habib Mehrez","raw_affiliation_strings":["LIP6, University Pierre and Marie Curie Paris VI","LIP6 / University Pierre and Marie Curie Paris VI, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6, University Pierre and Marie Curie Paris VI","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"LIP6 / University Pierre and Marie Curie Paris VI, France","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111822030","display_name":"Zied Marrakchi","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Zied Marrakchi","raw_affiliation_strings":["LIP6, University Pierre and Marie Curie Paris VI","LIP6 / University Pierre and Marie Curie Paris VI, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6, University Pierre and Marie Curie Paris VI","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"LIP6 / University Pierre and Marie Curie Paris VI, France","institution_ids":["https://openalex.org/I39804081"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09406072,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"25","issue":null,"first_page":"64","last_page":"69"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8200794458389282},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7205197811126709},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7021827697753906},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.6020088195800781},{"id":"https://openalex.org/keywords/tree-network","display_name":"Tree network","score":0.5932772159576416},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4940638840198517},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.48422932624816895},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46252307295799255},{"id":"https://openalex.org/keywords/footprint","display_name":"Footprint","score":0.44539621472358704},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4266582131385803},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.38793984055519104},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3282211124897003},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.15280556678771973},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14901980757713318},{"id":"https://openalex.org/keywords/time-complexity","display_name":"Time complexity","score":0.1336260437965393},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09451848268508911}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8200794458389282},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7205197811126709},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7021827697753906},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.6020088195800781},{"id":"https://openalex.org/C2781010653","wikidata":"https://www.wikidata.org/wiki/Q12056602","display_name":"Tree network","level":3,"score":0.5932772159576416},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4940638840198517},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48422932624816895},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46252307295799255},{"id":"https://openalex.org/C132943942","wikidata":"https://www.wikidata.org/wiki/Q2562511","display_name":"Footprint","level":2,"score":0.44539621472358704},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4266582131385803},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.38793984055519104},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3282211124897003},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.15280556678771973},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14901980757713318},{"id":"https://openalex.org/C311688","wikidata":"https://www.wikidata.org/wiki/Q2393193","display_name":"Time complexity","level":2,"score":0.1336260437965393},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09451848268508911},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/socc.2014.6948901","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2014.6948901","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 27th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01372615v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01372615","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"SOCC 2014 - 27th IEEE International System-on-Chip Conference, Sep 2014, Las Vegas, NV, United States. pp.64--69, ⟨10.1109/SOCC.2014.6948901⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8600000143051147,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1581887721","https://openalex.org/W1970296212","https://openalex.org/W2026717319","https://openalex.org/W2068028029","https://openalex.org/W2070608594","https://openalex.org/W2132668926","https://openalex.org/W2139109474","https://openalex.org/W2152446494","https://openalex.org/W2157890680","https://openalex.org/W2170034300","https://openalex.org/W2171626895","https://openalex.org/W2275304190","https://openalex.org/W6634787075"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2155019192","https://openalex.org/W2014709025","https://openalex.org/W4200391368","https://openalex.org/W2355315220","https://openalex.org/W2210979487","https://openalex.org/W2366961778","https://openalex.org/W1572721274","https://openalex.org/W2346214237","https://openalex.org/W2361857689"],"abstract_inverted_index":{"We":[0,102],"describe":[1],"the":[2,30,39,49,72,84,94,98,105,112,117],"design":[3,56],"and":[4,34,77,108,121,125,135,145,151],"exploration":[5],"methodology":[6],"to":[7,28,41,70,92,158],"optimize":[8,29,93],"3-dimensional":[9],"(3D)":[10],"heterogeneous":[11],"interconnect":[12,27,95],"fabric":[13],"of":[14,38,48,64,74,86,97,111],"Tree-based":[15],"FPGA":[16],"(HT-FPGA)":[17],"by":[18,133,141,155],"introducing":[19],"a":[20,23,43,59],"break-point":[21,63,85],"at":[22],"particular":[24],"tree":[25,52,67,89,100],"level":[26],"speed,":[31],"power":[32,109,152],"consumption":[33,110,153],"area.":[35],"The":[36,62],"ability":[37],"flow":[40,120],"decide":[42],"horizontal":[44,148],"or":[45],"vertical":[46,124,144],"partitioning":[47,149],"multilevel":[50],"programmable":[51,99],"network":[53],"based":[54],"on":[55],"specifications":[57],"is":[58,68,90],"defining":[60],"feature.":[61],"vertically":[65],"partitioned":[66,88,127],"designed":[69,91],"balance":[71],"placement":[73],"logic":[75],"blocks":[76,79],"switch":[78],"into":[80],"multiple":[81],"tiers":[82],"while":[83],"horizontally":[87,126],"delay":[96],"network.":[101],"finally":[103],"evaluate":[104],"performance,":[106],"area":[107],"proposed":[113],"3D":[114,128],"HT-FPGA":[115,130],"using":[116],"newly":[118],"developed":[119],"show":[122],"that":[123],"stacked":[129],"improves":[131],"speed":[132],"16%":[134],"55%":[136],"respectively.":[137],"Silicon":[138],"footprint":[139],"reduced":[140,154],"50%":[142],"for":[143,147],"46%":[146],"method":[150],"35%":[156],"compared":[157],"2D":[159],"counterpart.":[160]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}