{"id":"https://openalex.org/W1994222400","doi":"https://doi.org/10.1109/socc.2014.6948888","title":"T4B: Formal verification in system-on-chip design: Scientific foundations and practical methodology","display_name":"T4B: Formal verification in system-on-chip design: Scientific foundations and practical methodology","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W1994222400","doi":"https://doi.org/10.1109/socc.2014.6948888","mag":"1994222400"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2014.6948888","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2014.6948888","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 27th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066184879","display_name":"Wolfgang Kunz","orcid":"https://orcid.org/0000-0002-6612-2946"},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]},{"id":"https://openalex.org/I73114660","display_name":"University of Applied Sciences Kaiserslautern","ror":"https://ror.org/05dkqa017","country_code":"DE","type":"education","lineage":["https://openalex.org/I73114660"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Wolfgang Kunz","raw_affiliation_strings":["Dept. of Electrical & Computer Engineering, University of Kaiserslautern, Germany","[Dept. of Electr. & Comput. Eng., Univ. of Kaiserslautern, Kaiserslautern, Germany]"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Computer Engineering, University of Kaiserslautern, Germany","institution_ids":["https://openalex.org/I73114660","https://openalex.org/I153267046"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Univ. of Kaiserslautern, Kaiserslautern, Germany]","institution_ids":["https://openalex.org/I153267046"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047920654","display_name":"Dominik Stoffel","orcid":"https://orcid.org/0000-0002-8180-9738"},"institutions":[{"id":"https://openalex.org/I73114660","display_name":"University of Applied Sciences Kaiserslautern","ror":"https://ror.org/05dkqa017","country_code":"DE","type":"education","lineage":["https://openalex.org/I73114660"]},{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Dominik Stoffel","raw_affiliation_strings":["Dept. of Electrical & Computer Engineering, University of Kaiserslautern, Germany","[Dept. of Electr. & Comput. Eng., Univ. of Kaiserslautern, Kaiserslautern, Germany]"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Computer Engineering, University of Kaiserslautern, Germany","institution_ids":["https://openalex.org/I73114660","https://openalex.org/I153267046"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Univ. of Kaiserslautern, Kaiserslautern, Germany]","institution_ids":["https://openalex.org/I153267046"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007431419","display_name":"Joakim Urdahl","orcid":null},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]},{"id":"https://openalex.org/I73114660","display_name":"University of Applied Sciences Kaiserslautern","ror":"https://ror.org/05dkqa017","country_code":"DE","type":"education","lineage":["https://openalex.org/I73114660"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Joakim Urdahl","raw_affiliation_strings":["Dept. of Electrical & Computer Engineering, University of Kaiserslautern, Germany","[Dept. of Electr. & Comput. Eng., Univ. of Kaiserslautern, Kaiserslautern, Germany]"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Computer Engineering, University of Kaiserslautern, Germany","institution_ids":["https://openalex.org/I73114660","https://openalex.org/I153267046"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Univ. of Kaiserslautern, Kaiserslautern, Germany]","institution_ids":["https://openalex.org/I153267046"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5066184879"],"corresponding_institution_ids":["https://openalex.org/I153267046","https://openalex.org/I73114660"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06847614,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"xlv","last_page":"xlvi"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.967199981212616,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9629999995231628,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6941913366317749},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.4959963262081146},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4829491972923279},{"id":"https://openalex.org/keywords/formal-methods","display_name":"Formal methods","score":0.46096962690353394},{"id":"https://openalex.org/keywords/verification","display_name":"Verification","score":0.45577123761177063},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.43589872121810913},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.41164177656173706},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.39639467000961304},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.36368972063064575},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.289411336183548},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.24408170580863953},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16564726829528809},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.06226631999015808},{"id":"https://openalex.org/keywords/software-construction","display_name":"Software construction","score":0.053513944149017334}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6941913366317749},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.4959963262081146},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4829491972923279},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.46096962690353394},{"id":"https://openalex.org/C142284323","wikidata":"https://www.wikidata.org/wiki/Q7921323","display_name":"Verification","level":5,"score":0.45577123761177063},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.43589872121810913},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.41164177656173706},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.39639467000961304},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.36368972063064575},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.289411336183548},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.24408170580863953},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16564726829528809},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.06226631999015808},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.053513944149017334},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2014.6948888","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2014.6948888","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 27th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2135756607","https://openalex.org/W2152752131","https://openalex.org/W2981877881","https://openalex.org/W4255789569","https://openalex.org/W2550448639","https://openalex.org/W2534958226","https://openalex.org/W161255303","https://openalex.org/W2379784933","https://openalex.org/W1946493810","https://openalex.org/W2899944714"],"abstract_inverted_index":{"The":[0],"role":[1,48],"of":[2],"formal":[3,24,41,81,89],"techniques":[4,25,42],"in":[5,17,28,66,94],"SoC":[6],"design":[7,30],"has":[8],"constantly":[9],"increased":[10],"over":[11],"the":[12,20],"last":[13],"two":[14],"decades.":[15],"Yet,":[16],"today's":[18],"practice,":[19],"extent":[21],"to":[22,55,80],"which":[23],"are":[26,43,50],"involved":[27],"actual":[29],"flows":[31],"varies":[32],"widely":[33],"between":[34],"different":[35],"industrial":[36],"settings.":[37],"In":[38,69],"some":[39],"scenarios,":[40,71],"conceded":[44],"a":[45,61,95],"rather":[46],"minor":[47],"and":[49,73,93],"viewed":[51],"as":[52,60],"nice-to-have":[53],"additions":[54],"conventional":[56],"simulation,":[57],"for":[58,63],"example":[59],"tool":[62],"\u201chunting":[64],"bugs\u201d":[65],"corner":[67],"cases.":[68],"other":[70],"more":[72,74],"responsibility":[75],"is":[76],"shifted":[77],"from":[78],"simulation":[79],"techniques.":[82],"Verification":[83],"methodologies":[84],"have":[85],"emerged":[86],"that":[87],"involve":[88],"property":[90],"checking":[91],"comprehensively,":[92],"systematic":[96],"way.":[97]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}