{"id":"https://openalex.org/W1986113103","doi":"https://doi.org/10.1109/socc.2014.6948886","title":"T4A: System-on-chip design using Tri-gate technology","display_name":"T4A: System-on-chip design using Tri-gate technology","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W1986113103","doi":"https://doi.org/10.1109/socc.2014.6948886","mag":"1986113103"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2014.6948886","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2014.6948886","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 27th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113851115","display_name":"Andrew Marshall","orcid":null},"institutions":[{"id":"https://openalex.org/I182980787","display_name":"University of Dallas","ror":"https://ror.org/00v3ak792","country_code":"US","type":"education","lineage":["https://openalex.org/I182980787"]},{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Andrew Marshall","raw_affiliation_strings":["University of Texas in Dallas, USA","Univ. of Texas in Dallas, Dallas, TX, USA"],"affiliations":[{"raw_affiliation_string":"University of Texas in Dallas, USA","institution_ids":["https://openalex.org/I182980787"]},{"raw_affiliation_string":"Univ. of Texas in Dallas, Dallas, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5113851115"],"corresponding_institution_ids":["https://openalex.org/I162577319","https://openalex.org/I182980787"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05306394,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"xliii","last_page":"xliii"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9896000027656555,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9643999934196472,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.6798245906829834},{"id":"https://openalex.org/keywords/planar","display_name":"Planar","score":0.669310986995697},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.6103698015213013},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5928521156311035},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.5680204033851624},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5665085315704346},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5073661208152771},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5035001635551453},{"id":"https://openalex.org/keywords/design-technology","display_name":"Design technology","score":0.4420589804649353},{"id":"https://openalex.org/keywords/silicon-chip","display_name":"Silicon chip","score":0.4293244481086731},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.42915108799934387},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3521080017089844},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3108247220516205},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.30611932277679443},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.305276483297348},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2994372248649597},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.252812922000885},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.11102235317230225},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09054407477378845}],"concepts":[{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.6798245906829834},{"id":"https://openalex.org/C134786449","wikidata":"https://www.wikidata.org/wiki/Q3391255","display_name":"Planar","level":2,"score":0.669310986995697},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.6103698015213013},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5928521156311035},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.5680204033851624},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5665085315704346},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5073661208152771},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5035001635551453},{"id":"https://openalex.org/C179737136","wikidata":"https://www.wikidata.org/wiki/Q5264382","display_name":"Design technology","level":2,"score":0.4420589804649353},{"id":"https://openalex.org/C2983805867","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Silicon chip","level":3,"score":0.4293244481086731},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.42915108799934387},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3521080017089844},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3108247220516205},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.30611932277679443},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.305276483297348},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2994372248649597},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.252812922000885},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.11102235317230225},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09054407477378845},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2014.6948886","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2014.6948886","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 27th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2076199735","https://openalex.org/W2372686625","https://openalex.org/W2386903594","https://openalex.org/W4713013","https://openalex.org/W2074178765","https://openalex.org/W3155422432","https://openalex.org/W2809991190","https://openalex.org/W583682455","https://openalex.org/W2416990614","https://openalex.org/W2114537201"],"abstract_inverted_index":{"At":[0],"the":[1,14,19,34,39,55,66,83],"cutting":[2],"edge":[3],"of":[4,33,88],"silicon":[5,37,44],"IC":[6],"technology":[7],"we":[8],"have":[9],"seen":[10],"a":[11,24],"move":[12],"from":[13],"planar":[15,95],"processes":[16],"used":[17],"for":[18],"last":[20],"50":[21],"years,":[22],"to":[23,29,64,93],"new":[25],"three":[26],"dimensional":[27],"approach":[28],"device":[30],"design.":[31],"State":[32],"art":[35],"production":[36],"at":[38,54],"20nm":[40],"process":[41,57],"node":[42],"uses":[43],"Tri-gate":[45,78],"devices,":[46],"and":[47,86],"it":[48],"is":[49,61],"expected":[50],"this":[51],"will":[52],"continue":[53],"14-16nm":[56],"geometry":[58],"nodes.":[59],"It":[60],"thus":[62],"important":[63],"understand":[65],"specific":[67],"design":[68,76,84],"issues":[69],"associated":[70],"with":[71],"system":[72],"on":[73],"chip":[74],"circuit":[75],"using":[77,89],"technology.":[79],"This":[80],"tutorial":[81],"analyzes":[82],"risks":[85],"benefits":[87],"bulk":[90],"tri-gate":[91],"compared":[92],"conventional":[94],"processes.":[96]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}