{"id":"https://openalex.org/W2089631252","doi":"https://doi.org/10.1109/socc.2014.6948882","title":"T2A: Clock implementation: A question of timing","display_name":"T2A: Clock implementation: A question of timing","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2089631252","doi":"https://doi.org/10.1109/socc.2014.6948882","mag":"2089631252"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2014.6948882","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2014.6948882","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 27th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103552634","display_name":"G.M. Blair","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127325","display_name":"Broadcom (United States)","ror":"https://ror.org/035gt5s03","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127325"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Gerard M Blair","raw_affiliation_strings":["Avago","Avago, USA"],"affiliations":[{"raw_affiliation_string":"Avago","institution_ids":[]},{"raw_affiliation_string":"Avago, USA","institution_ids":["https://openalex.org/I4210127325"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5103552634"],"corresponding_institution_ids":["https://openalex.org/I4210127325"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.12695299,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"xxxv","last_page":"xxxvi"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.7573096752166748},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7470773458480835},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7164056301116943},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.7001895904541016},{"id":"https://openalex.org/keywords/clock-drift","display_name":"Clock drift","score":0.6619994640350342},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.6540089845657349},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.6469286680221558},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.6445867419242859},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5314017534255981},{"id":"https://openalex.org/keywords/master-clock","display_name":"Master clock","score":0.4167459011077881},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.41422370076179504},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.3658336102962494},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3187364935874939},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.16411873698234558},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11288502812385559}],"concepts":[{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.7573096752166748},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7470773458480835},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7164056301116943},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.7001895904541016},{"id":"https://openalex.org/C155837451","wikidata":"https://www.wikidata.org/wiki/Q1069144","display_name":"Clock drift","level":5,"score":0.6619994640350342},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.6540089845657349},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.6469286680221558},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.6445867419242859},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5314017534255981},{"id":"https://openalex.org/C65595194","wikidata":"https://www.wikidata.org/wiki/Q1000863","display_name":"Master clock","level":4,"score":0.4167459011077881},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.41422370076179504},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.3658336102962494},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3187364935874939},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.16411873698234558},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11288502812385559},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2014.6948882","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2014.6948882","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 27th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4231008241","https://openalex.org/W2125201667","https://openalex.org/W1662010573","https://openalex.org/W60672686","https://openalex.org/W2163637408","https://openalex.org/W2520965597","https://openalex.org/W2617666058","https://openalex.org/W3006003651","https://openalex.org/W2109520798","https://openalex.org/W4200015704"],"abstract_inverted_index":{"In":[0],"digital":[1],"ASIC":[2],"design,":[3],"clocks":[4,66,86],"are":[5,313],"complicated":[6],"by":[7,203,301],"timing.":[8],"This":[9,52],"tutorial":[10,53],"looks":[11],"at":[12],"clock":[13,49,61,135,147,157,216,302,318,339],"constraints":[14,36,94,140],"in":[15,60,105,110,123,156,362,367],"timing":[16,26,72,108,167,361],"analysis":[17],"as":[18],"the":[19,21,56,151,211,252,258,261],"affect":[20],"hierarchical":[22,124],"design":[23,217,246],"flow":[24],"and":[25,67,75,168,181,195,209,237,240,327,336,338,388],"validation":[27],"across":[28],"process":[29],"variation.":[30],"The":[31],"focus":[32],"is":[33,249,256,264,290,299,305,330,345],"upon":[34],"how":[35,241,328],"support":[37],"construction,":[38],"from":[39,257,316,324],"a":[40,178,205,292],"practical":[41],"perspective":[42],"forged":[43],"over":[44],"many":[45],"years":[46],"working":[47],"on":[48,71,78,118,131,360,365],"tree":[50,158],"implementation.":[51],"would":[54],"cover":[55],"following":[57],"important":[58],"topics":[59],"implementation:":[62],"Timing":[63],"with":[64,103],"propagated":[65],"ideal":[68],"clocks:":[69],"background":[70],"report":[73],"structure":[74],"setup/hold":[76],"particularly":[77],"IO":[79,88],"paths,":[80],"assumption":[81],"of":[82,120,127,150,153,186,193,199,201,228,260,294,308,321,333,342,358,385],"synchronous":[83],"design;":[84,125],"Virtual":[85],"for":[87,99,173,245,286],"timing:":[89],"role":[90,119,152],"to":[91,137,215,220,381],"keep":[92],"path":[93],"unchanged,":[95],"standard":[96,106],"calculation":[97],"methods":[98],"its":[100],"latency,":[101,373],"problems":[102],"values":[104,162],"blockmodels,":[107],"impact":[109],"using":[111],"Max":[112],"rather":[113,133,298],"than":[114,134],"average":[115],"latency.;":[116],"Refocus":[117],"virtual-clock":[121],"latency":[122,161],"description":[126,380],"improved":[128],"approach;":[129],"Propagation":[130],"pins":[132,155],"objects":[136],"avoid":[138],"updating":[139],"after":[141],"synthesis.":[142],"Note":[143],"exception":[144],"where":[145,317],"virtual":[146],"required.;":[148],"Description":[149],"float":[154,179],"synthesis;":[159],"Using":[160],"to:":[163],"a)":[164],"anticipate":[165],"clock-gate-enable":[166],"b)":[169],"enable":[170,382],"single":[171],"ETMs":[172],"macros.;":[174],"Why":[175],"memories":[176],"need":[177,219],"pin":[180],"an":[182,306],"early":[183],"latency;":[184],"Types":[185],"variation":[187,202,250,309],"contrasting":[188],"global":[189],"vs":[190,371],"local:":[191],"discussion":[192],"transistor":[194],"parasitic":[196],"corners.;":[197],"Demonstration":[198],"extent":[200],"taking":[204],"simple":[206],"repeater":[207],"chain":[208],"varying":[210],"segment":[212],"drivers;":[213],"consequence":[214],"\u21d2":[218,310,352,369],"balance":[221],"not":[222],"just":[223],"delay":[224],"but":[225,297],"also":[226,279],"sources":[227],"delay,":[229],"including":[230],"within":[231],"macro":[232],"design.;":[233],"Difference":[234],"between":[235],"Setup":[236,263],"Hold":[238,289],"closure":[239],"these":[242],"motivate":[243],"corners":[244,312,314],"sign-off;":[247],"hold":[248,322,343],"about":[251],"mean":[253],"-":[254,278,364],"setup":[255],"edge":[259],"curve.;":[262],"slowest":[265],"corner:":[266],"temperature":[267],"effect":[268],"(slows":[269],"interconnect,":[270],"hastens":[271],"transistors":[272],"except":[273],"when":[274],"it":[275,329],"does":[276],"not!)":[277],"check":[280],"FAST":[281],"wafers":[282],"if":[283],"voltage":[284],"lowered":[285],"power":[287,376],"saving.;":[288],"NOT":[291],"feature":[293],"fast":[295],"data-paths":[296],"dominated":[300],"skew":[303],"which":[304],"outcome":[307],"worst":[311],"away":[315],"optimized;":[319],"explanation":[320],"risk":[323],"scan":[325],"reordering":[326],"minimized;":[331],"Role":[332],"derates":[334],"(OCV":[335],"AOCV)":[337],"uncertainty;":[340],"increase":[341],"uncertainty":[344],"catastrophic.;":[346],"Wire":[347],"design:":[348],"Signal":[349],"EM":[350],"avoidance":[351,356],"wider":[353],"metal;":[354],"Cross-talk":[355],"(effect":[357],"cross-talk":[359],"general":[363],"macros":[366],"particular)":[368],"spacing":[370],"shielding:":[372],"resource":[374,389],"use,":[375],"(target":[377],"skew);":[378],"Early":[379],"tool":[383],"anticipation":[384],"final":[386],"parasitics":[387],"allocation.":[390]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}