{"id":"https://openalex.org/W1966444780","doi":"https://doi.org/10.1109/socc.2013.6749711","title":"Equal length routing","display_name":"Equal length routing","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W1966444780","doi":"https://doi.org/10.1109/socc.2013.6749711","mag":"1966444780"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2013.6749711","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2013.6749711","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International SOC Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103552634","display_name":"G.M. Blair","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Gerard M Blair","raw_affiliation_strings":["Design Implementation, LSI Corporation, Allentown, PA, USA","Design Implementation, LSI Corp., Allentown, PA, USA"],"affiliations":[{"raw_affiliation_string":"Design Implementation, LSI Corporation, Allentown, PA, USA","institution_ids":[]},{"raw_affiliation_string":"Design Implementation, LSI Corp., Allentown, PA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5103552634"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.08218352,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"331","last_page":"335"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.7788816690444946},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6636937856674194},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6599419116973877},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6470515131950378},{"id":"https://openalex.org/keywords/equal-cost-multi-path-routing","display_name":"Equal-cost multi-path routing","score":0.49016889929771423},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.48274677991867065},{"id":"https://openalex.org/keywords/link-state-routing-protocol","display_name":"Link-state routing protocol","score":0.438533216714859},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.38144659996032715},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.37061062455177307},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.2658804655075073},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.26489710807800293},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.11873817443847656},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.08604893088340759}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.7788816690444946},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6636937856674194},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6599419116973877},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6470515131950378},{"id":"https://openalex.org/C115443555","wikidata":"https://www.wikidata.org/wiki/Q5367790","display_name":"Equal-cost multi-path routing","level":5,"score":0.49016889929771423},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.48274677991867065},{"id":"https://openalex.org/C89305328","wikidata":"https://www.wikidata.org/wiki/Q1755411","display_name":"Link-state routing protocol","level":4,"score":0.438533216714859},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.38144659996032715},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.37061062455177307},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.2658804655075073},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.26489710807800293},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.11873817443847656},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.08604893088340759}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2013.6749711","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2013.6749711","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International SOC Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2108305519","https://openalex.org/W1997091564","https://openalex.org/W2555559350","https://openalex.org/W3035942111","https://openalex.org/W2351097701","https://openalex.org/W2138640781","https://openalex.org/W1971663816","https://openalex.org/W2001312276","https://openalex.org/W2152381136","https://openalex.org/W4241849776"],"abstract_inverted_index":{"Equal":[0],"length":[1,52],"routing":[2,53],"for":[3,54],"multi-bit":[4,55],"buses":[5],"is":[6,14],"valuable":[7],"in":[8,16,58],"supporting":[9],"asynchronous":[10],"communication":[11],"protocols;":[12],"it":[13],"challenging":[15],"a":[17,27,33],"floorplan":[18],"with":[19],"multiple":[20],"hardmacros":[21],"and":[22,40],"narrow":[23],"channels.":[24],"We":[25],"present":[26],"three":[28],"stage":[29],"flow":[30],"which":[31],"takes":[32],"text":[34],"description":[35],"of":[36,45],"each":[37],"bus'":[38],"channels":[39],"creates":[41],"an":[42],"equal":[43,51,60],"number":[44],"equally":[46],"spaced":[47],"inverters":[48],"to":[49],"implement":[50],"buses:":[56],"resulting":[57],"process-invariant,":[59],"flight":[61],"times.":[62]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}