{"id":"https://openalex.org/W1982003134","doi":"https://doi.org/10.1109/socc.2013.6749709","title":"Low-power signal integrity trainings for multi-clock source-synchronous memory systems","display_name":"Low-power signal integrity trainings for multi-clock source-synchronous memory systems","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W1982003134","doi":"https://doi.org/10.1109/socc.2013.6749709","mag":"1982003134"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2013.6749709","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2013.6749709","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International SOC Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057245386","display_name":"Yuan Fang","orcid":"https://orcid.org/0000-0003-1918-0817"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Yuan Fang","raw_affiliation_strings":["Technische Universitaet Darmstadt, Darmstadt, Hessen, Germany","Tech. Univ. Darmstadt, Darmstadt, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technische Universitaet Darmstadt, Darmstadt, Hessen, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"Tech. Univ. Darmstadt, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107927422","display_name":"Ashok Jaiswal","orcid":null},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ashok Jaiswal","raw_affiliation_strings":["Technische Universitaet Darmstadt, Darmstadt, Hessen, Germany","Tech. Univ. Darmstadt, Darmstadt, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technische Universitaet Darmstadt, Darmstadt, Hessen, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"Tech. Univ. Darmstadt, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061804977","display_name":"Klaus Hofmann","orcid":"https://orcid.org/0000-0002-6675-0221"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Klaus Hofmann","raw_affiliation_strings":["Technische Universitaet Darmstadt, Darmstadt, Hessen, Germany","Tech. Univ. Darmstadt, Darmstadt, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technische Universitaet Darmstadt, Darmstadt, Hessen, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"Tech. Univ. Darmstadt, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I31512782"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"319","last_page":"324"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7713685035705566},{"id":"https://openalex.org/keywords/serdes","display_name":"SerDes","score":0.69635009765625},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5968072414398193},{"id":"https://openalex.org/keywords/initialization","display_name":"Initialization","score":0.5862131118774414},{"id":"https://openalex.org/keywords/self-clocking-signal","display_name":"Self-clocking signal","score":0.5649075508117676},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5505264401435852},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5405685901641846},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.48730313777923584},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.46341201663017273},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.44997698068618774},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.44882163405418396},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.43396344780921936},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40366992354393005},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3641301393508911},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.32852038741111755},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.25807592272758484},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.19366022944450378},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11461621522903442},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10548096895217896},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.08518514037132263}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7713685035705566},{"id":"https://openalex.org/C19707634","wikidata":"https://www.wikidata.org/wiki/Q6510662","display_name":"SerDes","level":2,"score":0.69635009765625},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5968072414398193},{"id":"https://openalex.org/C114466953","wikidata":"https://www.wikidata.org/wiki/Q6034165","display_name":"Initialization","level":2,"score":0.5862131118774414},{"id":"https://openalex.org/C171051901","wikidata":"https://www.wikidata.org/wiki/Q2389679","display_name":"Self-clocking signal","level":5,"score":0.5649075508117676},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5505264401435852},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5405685901641846},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.48730313777923584},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.46341201663017273},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.44997698068618774},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.44882163405418396},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.43396344780921936},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40366992354393005},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3641301393508911},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.32852038741111755},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.25807592272758484},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.19366022944450378},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11461621522903442},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10548096895217896},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.08518514037132263},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2013.6749709","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2013.6749709","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International SOC Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6700000166893005,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1656165042","https://openalex.org/W1944257744","https://openalex.org/W2019196754","https://openalex.org/W2024174129","https://openalex.org/W2027257567","https://openalex.org/W2089739997","https://openalex.org/W2104888661","https://openalex.org/W2109292497","https://openalex.org/W2119487923","https://openalex.org/W2132876868","https://openalex.org/W2156076794","https://openalex.org/W6637142098"],"related_works":["https://openalex.org/W2377322309","https://openalex.org/W2801120868","https://openalex.org/W2006392656","https://openalex.org/W2003321974","https://openalex.org/W2147879203","https://openalex.org/W2355998924","https://openalex.org/W1584105751","https://openalex.org/W2406757508","https://openalex.org/W2147289961","https://openalex.org/W2376911584"],"abstract_inverted_index":{"Advanced":[0],"high-speed":[1],"multi-clock":[2,40],"source-synchronous":[3],"systems":[4],"such":[5],"as":[6],"GDDR5":[7,77,103],"employ":[8],"different":[9],"trainings":[10,22],"to":[11,80],"ensure":[12],"the":[13,33,87,91,97,101,131],"signal":[14],"integrity":[15],"for":[16,75,82],"high":[17],"bandwidth":[18],"applications.":[19],"Through":[20],"these":[21],"proper":[23],"timing":[24],"relationships":[25],"among":[26],"data":[27],"and":[28,59,121,133,141],"clocks":[29],"are":[30,93],"defined":[31],"in":[32,96],"initialization":[34],"phase.":[35],"In":[36,67],"this":[37],"paper,":[38],"a":[39,76],"synchronization":[41],"training":[42,72],"using":[43,116],"phase":[44],"interpolator":[45],"(PI)-based":[46],"phase-locked":[47],"loop":[48],"(PLL)":[49],"architecture":[50,108],"is":[51,73,113],"proposed,":[52],"which":[53],"consumes":[54],"11.7":[55],"times":[56,61],"less":[57,62],"power":[58,89],"27":[60],"area":[63],"than":[64,139],"other":[65],"works.":[66],"addition,":[68],"an":[69],"adaptive":[70],"equalization":[71],"introduced":[74],"memory":[78,98,104],"system":[79,107],"compensate":[81],"inter-symbol":[83],"interference":[84],"(ISI).":[85],"For":[86],"low":[88],"design,":[90],"equalizers":[92],"applied":[94],"only":[95],"controller":[99],"utilizing":[100],"existing":[102],"interface.":[105],"This":[106],"aimed":[109],"of":[110],"low-power":[111],"design":[112],"verified":[114],"by":[115,137],"least":[117],"mean":[118],"square":[119],"(LMS)":[120],"pilot":[122],"signal/peak":[123],"detection.":[124],"Results":[125],"show":[126],"that":[127],"LMS":[128],"algorithm":[129],"improves":[130],"vertical":[132],"horizontal":[134],"eye":[135],"opening":[136],"more":[138],"30%":[140],"10%,":[142],"respectively.":[143]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}