{"id":"https://openalex.org/W1969278872","doi":"https://doi.org/10.1109/socc.2013.6749695","title":"Design-for-testability automation of mixed-signal integrated circuits","display_name":"Design-for-testability automation of mixed-signal integrated circuits","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W1969278872","doi":"https://doi.org/10.1109/socc.2013.6749695","mag":"1969278872"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2013.6749695","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2013.6749695","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International SOC Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019089975","display_name":"Sergey Mosin","orcid":"https://orcid.org/0000-0003-1389-2602"},"institutions":[{"id":"https://openalex.org/I4210109043","display_name":"Vladimir State University","ror":"https://ror.org/01nxjpd08","country_code":"RU","type":"education","lineage":["https://openalex.org/I4210109043"]}],"countries":["RU"],"is_corresponding":true,"raw_author_name":"Sergey Mosin","raw_affiliation_strings":["Computer Engineering Department, Vladimir State University (VSU), Vladimir, Russia","Comput. Eng. Dept., Vladimir State Univ. (VSU), Vladimir, Russia"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Department, Vladimir State University (VSU), Vladimir, Russia","institution_ids":["https://openalex.org/I4210109043"]},{"raw_affiliation_string":"Comput. Eng. Dept., Vladimir State Univ. (VSU), Vladimir, Russia","institution_ids":["https://openalex.org/I4210109043"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5019089975"],"corresponding_institution_ids":["https://openalex.org/I4210109043"],"apc_list":null,"apc_paid":null,"fwci":0.9456,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.74189804,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"244","last_page":"249"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.8134580850601196},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6578132510185242},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.6317815780639648},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.5851604342460632},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.5402405858039856},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.505730152130127},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5003488063812256},{"id":"https://openalex.org/keywords/codec","display_name":"Codec","score":0.47987452149391174},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.4380192756652832},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42750805616378784},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.34756869077682495},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.29347193241119385},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2470901906490326},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2328682839870453},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22383219003677368},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.14379870891571045},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12982159852981567}],"concepts":[{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.8134580850601196},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6578132510185242},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.6317815780639648},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.5851604342460632},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.5402405858039856},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.505730152130127},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5003488063812256},{"id":"https://openalex.org/C161765866","wikidata":"https://www.wikidata.org/wiki/Q184748","display_name":"Codec","level":2,"score":0.47987452149391174},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.4380192756652832},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42750805616378784},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.34756869077682495},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.29347193241119385},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2470901906490326},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2328682839870453},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22383219003677368},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.14379870891571045},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12982159852981567},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2013.6749695","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2013.6749695","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International SOC Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","score":0.6700000166893005,"id":"https://metadata.un.org/sdg/16"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2051631586","https://openalex.org/W2109164748","https://openalex.org/W2114265927","https://openalex.org/W2114773158","https://openalex.org/W2135933582","https://openalex.org/W2141776905","https://openalex.org/W2164799310","https://openalex.org/W4235642811","https://openalex.org/W6676307278"],"related_works":["https://openalex.org/W2157191248","https://openalex.org/W2107525390","https://openalex.org/W2150046587","https://openalex.org/W2164493372","https://openalex.org/W2153086993","https://openalex.org/W2114980936","https://openalex.org/W2118697956","https://openalex.org/W4249526199","https://openalex.org/W2128920253","https://openalex.org/W1925788181"],"abstract_inverted_index":{"The":[0,24,39,52],"methodology":[1,64],"to":[2],"computer-aided":[3],"design-for-testability":[4],"(DFT)":[5],"of":[6,13,29,42,54,62],"mixed-signal":[7,47],"IC":[8],"is":[9,15],"proposed.":[10,51],"Functional":[11],"model":[12,36],"DFT-automation":[14],"presented":[16],"as":[17],"IDEF0-diagram":[18],"based":[19],"on":[20],"the":[21,30,35,63],"system":[22],"analysis.":[23],"purpose":[25],"and":[26],"principal":[27],"realization":[28],"key":[31],"DFT":[32],"processes":[33],"in":[34],"are":[37,50,58,70],"considered.":[38],"decision":[40],"criterions":[41],"effective":[43],"DFT-solution":[44],"for":[45,66],"particular":[46],"circuit":[48],"design":[49],"features":[53],"testing":[55],"circuitries":[56],"library":[57],"descried.":[59],"Experimental":[60],"results":[61],"application":[65],"analog-digital":[67],"ADPCM":[68],"codec":[69],"presented.":[71]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}