{"id":"https://openalex.org/W2013611054","doi":"https://doi.org/10.1109/socc.2013.6749694","title":"DLL-based programmable clock multiplier using differential toggle-pulsed latch","display_name":"DLL-based programmable clock multiplier using differential toggle-pulsed latch","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2013611054","doi":"https://doi.org/10.1109/socc.2013.6749694","mag":"2013611054"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2013.6749694","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2013.6749694","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International SOC Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002491602","display_name":"Chorng-Sii Hwang","orcid":"https://orcid.org/0000-0002-6322-9000"},"institutions":[{"id":"https://openalex.org/I75357094","display_name":"National Yunlin University of Science and Technology","ror":"https://ror.org/04qkq2m54","country_code":"TW","type":"education","lineage":["https://openalex.org/I75357094"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chorng-Sii Hwang","raw_affiliation_strings":["Department of Electrical Engineering, National Yunlin University of Sci. and Tech., Yunlin County, Taiwan","Dept. of Electr. Eng., Nat. Yunlin Univ. of Sci. & Tech., Yunlin, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Yunlin University of Sci. and Tech., Yunlin County, Taiwan","institution_ids":["https://openalex.org/I75357094"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Yunlin Univ. of Sci. & Tech., Yunlin, Taiwan","institution_ids":["https://openalex.org/I75357094"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040302777","display_name":"Ting-Li Chu","orcid":null},"institutions":[{"id":"https://openalex.org/I75357094","display_name":"National Yunlin University of Science and Technology","ror":"https://ror.org/04qkq2m54","country_code":"TW","type":"education","lineage":["https://openalex.org/I75357094"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ting-Li Chu","raw_affiliation_strings":["Department of Electrical Engineering, National Yunlin University of Sci. and Tech., Yunlin County, Taiwan","Dept. of Electr. Eng., Nat. Yunlin Univ. of Sci. & Tech., Yunlin, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Yunlin University of Sci. and Tech., Yunlin County, Taiwan","institution_ids":["https://openalex.org/I75357094"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Yunlin Univ. of Sci. & Tech., Yunlin, Taiwan","institution_ids":["https://openalex.org/I75357094"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100695832","display_name":"Po\u2010Hsun Chen","orcid":"https://orcid.org/0000-0001-5223-793X"},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Po-Hsun Chen","raw_affiliation_strings":["Informantion and Communications Research Laboratories, Industrial Technology Research Institute, Hsinchu, Taiwan","Inf. & Commun. Res. Labs., Ind. Technol. Res. Inst., Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Informantion and Communications Research Laboratories, Industrial Technology Research Institute, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]},{"raw_affiliation_string":"Inf. & Commun. Res. Labs., Ind. Technol. Res. Inst., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5002491602"],"corresponding_institution_ids":["https://openalex.org/I75357094"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.08057504,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"12","issue":null,"first_page":"239","last_page":"243"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7945274114608765},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.7546778917312622},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.7125079035758972},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.63165283203125},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.5936594009399414},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5237041711807251},{"id":"https://openalex.org/keywords/pulse-generator","display_name":"Pulse generator","score":0.4743199050426483},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4110247492790222},{"id":"https://openalex.org/keywords/system-time","display_name":"System time","score":0.41066163778305054},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.38225001096725464},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3714601397514343},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34757280349731445},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.31010180711746216},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.29758694767951965},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18298816680908203}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7945274114608765},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.7546778917312622},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.7125079035758972},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.63165283203125},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.5936594009399414},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5237041711807251},{"id":"https://openalex.org/C51319974","wikidata":"https://www.wikidata.org/wiki/Q3509564","display_name":"Pulse generator","level":3,"score":0.4743199050426483},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4110247492790222},{"id":"https://openalex.org/C192082776","wikidata":"https://www.wikidata.org/wiki/Q7663751","display_name":"System time","level":3,"score":0.41066163778305054},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.38225001096725464},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3714601397514343},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34757280349731445},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.31010180711746216},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.29758694767951965},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18298816680908203},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2013.6749694","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2013.6749694","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International SOC Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6600000262260437,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321040","display_name":"National Science Council","ror":"https://ror.org/02kv4zf79"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1989743371","https://openalex.org/W2005421687","https://openalex.org/W2008640190","https://openalex.org/W2111053525","https://openalex.org/W2118721819","https://openalex.org/W2134899771","https://openalex.org/W2136138043","https://openalex.org/W2143232235","https://openalex.org/W2169190898","https://openalex.org/W2562256660"],"related_works":["https://openalex.org/W3013924136","https://openalex.org/W2085381517","https://openalex.org/W2139338465","https://openalex.org/W2171831383","https://openalex.org/W2173916502","https://openalex.org/W2118205354","https://openalex.org/W2151256709","https://openalex.org/W2377552037","https://openalex.org/W2147289961","https://openalex.org/W2056395150"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,15],"programmable":[4],"clock":[5,23,47],"multiplier":[6,48],"based":[7],"on":[8],"delay-locked":[9],"loop":[10],"is":[11,54,84],"presented.":[12],"It":[13],"provides":[14],"flexible":[16],"set":[17],"of":[18,28,45,64,76],"multiplying":[19],"factors":[20],"for":[21],"differential":[22,38],"generation.":[24],"With":[25],"the":[26,29,37,41,46,77],"aid":[27],"newly":[30],"proposed":[31],"gated":[32],"short":[33],"pulse":[34],"generator":[35],"and":[36,73,86],"toggle-pulsed":[39],"latch,":[40],"measured":[42],"output":[43,79],"frequency":[44],"implemented":[49],"in":[50],"CMOS":[51],"0.18-\u03bcm":[52],"technology":[53],"within":[55],"0.15~1.8":[56],"GHz.":[57],"The":[58,71],"core":[59],"circuit":[60],"occupies":[61],"an":[62],"area":[63],"0.076":[65],"mm":[66],"<sup":[67],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[68],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[69],".":[70],"rms":[72],"peak-to-peak":[74],"jitter":[75],"multiplied":[78],"clocks":[80],"at":[81],"1.6":[82],"GHz":[83],"1.45":[85],"12.36":[87],"ps,":[88],"respectively.":[89]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}