{"id":"https://openalex.org/W2069882364","doi":"https://doi.org/10.1109/socc.2012.6398398","title":"Design of near threshold All Digital Delay Locked Loops","display_name":"Design of near threshold All Digital Delay Locked Loops","publication_year":2012,"publication_date":"2012-09-01","ids":{"openalex":"https://openalex.org/W2069882364","doi":"https://doi.org/10.1109/socc.2012.6398398","mag":"2069882364"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2012.6398398","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2012.6398398","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International SOC Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036369307","display_name":"Mehdi Sadi","orcid":"https://orcid.org/0000-0002-0468-7810"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mehdi Sadi","raw_affiliation_strings":["Electrical and Computer Engineering, University of Virginia, Charlottesville, VA, USA","Electrical and Computer Engineering, University of Virginia Charlottesville, Virginia, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Virginia, Charlottesville, VA, USA","institution_ids":["https://openalex.org/I51556381"]},{"raw_affiliation_string":"Electrical and Computer Engineering, University of Virginia Charlottesville, Virginia, USA","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068766978","display_name":"Mircea R. Stan","orcid":"https://orcid.org/0000-0003-0577-9976"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mircea Stan","raw_affiliation_strings":["Electrical and Computer Engineering, University of Virginia, Charlottesville, VA, USA","Electrical and Computer Engineering, University of Virginia Charlottesville, Virginia, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Virginia, Charlottesville, VA, USA","institution_ids":["https://openalex.org/I51556381"]},{"raw_affiliation_string":"Electrical and Computer Engineering, University of Virginia Charlottesville, Virginia, USA","institution_ids":["https://openalex.org/I51556381"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I51556381"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.12730733,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":"42","issue":null,"first_page":"137","last_page":"142"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dither","display_name":"Dither","score":0.8554900884628296},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6315912008285522},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5539308786392212},{"id":"https://openalex.org/keywords/vulnerability","display_name":"Vulnerability (computing)","score":0.5419926643371582},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4867696762084961},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.4731358587741852},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.45261460542678833},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.43065518140792847},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4284517467021942},{"id":"https://openalex.org/keywords/ultra-low-power","display_name":"Ultra low power","score":0.414507657289505},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3465123772621155},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.27136123180389404},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24495959281921387},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1792590320110321},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.1689853072166443},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.14711368083953857},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13335949182510376},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.0877542495727539}],"concepts":[{"id":"https://openalex.org/C70451592","wikidata":"https://www.wikidata.org/wiki/Q376493","display_name":"Dither","level":3,"score":0.8554900884628296},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6315912008285522},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5539308786392212},{"id":"https://openalex.org/C95713431","wikidata":"https://www.wikidata.org/wiki/Q631425","display_name":"Vulnerability (computing)","level":2,"score":0.5419926643371582},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4867696762084961},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.4731358587741852},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.45261460542678833},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.43065518140792847},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4284517467021942},{"id":"https://openalex.org/C3017773396","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Ultra low power","level":4,"score":0.414507657289505},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3465123772621155},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27136123180389404},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24495959281921387},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1792590320110321},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.1689853072166443},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.14711368083953857},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13335949182510376},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0877542495727539},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2012.6398398","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2012.6398398","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International SOC Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6100000143051147,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1998525920","https://openalex.org/W2043037338","https://openalex.org/W2082715750","https://openalex.org/W2109973960","https://openalex.org/W2111053525","https://openalex.org/W2155694916","https://openalex.org/W2158028499"],"related_works":["https://openalex.org/W1979372708","https://openalex.org/W2081795747","https://openalex.org/W1974762814","https://openalex.org/W2093304652","https://openalex.org/W2098316714","https://openalex.org/W4389672975","https://openalex.org/W1963851171","https://openalex.org/W1987513258","https://openalex.org/W2105463171","https://openalex.org/W2109207559"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3,70],"present":[4],"a":[5,77],"detailed":[6],"methodology":[7],"for":[8],"designing":[9],"ultra":[10],"low":[11],"power":[12],"All":[13],"Digital":[14],"Delay":[15],"Locked":[16],"Loops":[17],"(ADDLL)":[18],"operating":[19,80],"at":[20,81],"Near":[21],"Threshold":[22],"Voltage":[23],"(NTV).":[24],"We":[25,56],"address":[26],"the":[27,59],"design":[28,34],"constraints":[29],"-":[30,41],"increased":[31],"gate":[32],"delays,":[33],"corner":[35],"vulnerability":[36],"and":[37,62,72],"duty":[38],"cycle":[39],"mismatch":[40],"in":[42,76],"scaled":[43],"Vdd":[44],"design.":[45],"Circuit":[46],"level":[47],"enhancement":[48],"techniques":[49],"are":[50],"presented":[51],"to":[52],"circumvent":[53],"these":[54],"issues.":[55],"also":[57],"eliminate":[58],"false":[60],"locking":[61],"dithering":[63],"problems.":[64],"Finally,":[65],"based":[66],"on":[67],"our":[68],"methodology,":[69],"designed":[71],"simulated":[73],"an":[74],"ADDLL":[75],"45nm":[78],"PDK":[79],"0.8-1GHz":[82],"with":[83],"0.5":[84],"V":[85],"supply.":[86]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}