{"id":"https://openalex.org/W2046618171","doi":"https://doi.org/10.1109/socc.2012.6398391","title":"Reconfigurable framework for high-bandwidth stream-oriented data processing","display_name":"Reconfigurable framework for high-bandwidth stream-oriented data processing","publication_year":2012,"publication_date":"2012-09-01","ids":{"openalex":"https://openalex.org/W2046618171","doi":"https://doi.org/10.1109/socc.2012.6398391","mag":"2046618171"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2012.6398391","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2012.6398391","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International SOC Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056972099","display_name":"Alexander Mykyta","orcid":null},"institutions":[{"id":"https://openalex.org/I155173764","display_name":"Rochester Institute of Technology","ror":"https://ror.org/00v4yb702","country_code":"US","type":"education","lineage":["https://openalex.org/I155173764"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Alexander Mykyta","raw_affiliation_strings":["Department of Computer Engineering, Rochester Institute of Technology, Rochester, NY, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Rochester Institute of Technology, Rochester, NY, USA","institution_ids":["https://openalex.org/I155173764"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043863217","display_name":"Dorin Patru","orcid":"https://orcid.org/0009-0008-5671-9061"},"institutions":[{"id":"https://openalex.org/I155173764","display_name":"Rochester Institute of Technology","ror":"https://ror.org/00v4yb702","country_code":"US","type":"education","lineage":["https://openalex.org/I155173764"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dorin Patru","raw_affiliation_strings":["Department of Computer Engineering, Rochester Institute of Technology, Rochester, NY, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Rochester Institute of Technology, Rochester, NY, USA","institution_ids":["https://openalex.org/I155173764"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110980789","display_name":"Eli Saber","orcid":null},"institutions":[{"id":"https://openalex.org/I155173764","display_name":"Rochester Institute of Technology","ror":"https://ror.org/00v4yb702","country_code":"US","type":"education","lineage":["https://openalex.org/I155173764"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eli Saber","raw_affiliation_strings":["Department of Computer Engineering, Rochester Institute of Technology, Rochester, NY, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Rochester Institute of Technology, Rochester, NY, USA","institution_ids":["https://openalex.org/I155173764"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047333463","display_name":"Gene Roylance","orcid":null},"institutions":[{"id":"https://openalex.org/I155173764","display_name":"Rochester Institute of Technology","ror":"https://ror.org/00v4yb702","country_code":"US","type":"education","lineage":["https://openalex.org/I155173764"]},{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gene Roylance","raw_affiliation_strings":["Department of Computer Engineering, Rochester Institute of Technology, Rochester, NY, USA","Hewlett-Packard Laboratories, Boise, ID, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Rochester Institute of Technology, Rochester, NY, USA","institution_ids":["https://openalex.org/I155173764"]},{"raw_affiliation_string":"Hewlett-Packard Laboratories, Boise, ID, USA","institution_ids":["https://openalex.org/I1324840837"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113789384","display_name":"Brad Larson","orcid":null},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]},{"id":"https://openalex.org/I155173764","display_name":"Rochester Institute of Technology","ror":"https://ror.org/00v4yb702","country_code":"US","type":"education","lineage":["https://openalex.org/I155173764"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brad Larson","raw_affiliation_strings":["Department of Computer Engineering, Rochester Institute of Technology, Rochester, NY, USA","Hewlett-Packard Laboratories, Boise, ID, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Rochester Institute of Technology, Rochester, NY, USA","institution_ids":["https://openalex.org/I155173764"]},{"raw_affiliation_string":"Hewlett-Packard Laboratories, Boise, ID, USA","institution_ids":["https://openalex.org/I1324840837"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5056972099"],"corresponding_institution_ids":["https://openalex.org/I155173764"],"apc_list":null,"apc_paid":null,"fwci":0.8763,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.73786496,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"177","last_page":"183"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9918000102043152,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.8546642065048218},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8527321219444275},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8004879951477051},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7571950554847717},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6067596673965454},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5767058730125427},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5411441326141357},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.508868932723999},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.47737762331962585},{"id":"https://openalex.org/keywords/stream-processing","display_name":"Stream processing","score":0.45690667629241943},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.44267815351486206},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36414027214050293},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.29816919565200806}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.8546642065048218},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8527321219444275},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8004879951477051},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7571950554847717},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6067596673965454},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5767058730125427},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5411441326141357},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.508868932723999},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.47737762331962585},{"id":"https://openalex.org/C107027933","wikidata":"https://www.wikidata.org/wiki/Q2006448","display_name":"Stream processing","level":2,"score":0.45690667629241943},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.44267815351486206},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36414027214050293},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.29816919565200806},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/socc.2012.6398391","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2012.6398391","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International SOC Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:scholarworks.rit.edu:theses-8172","is_oa":false,"landing_page_url":"https://scholarworks.rit.edu/theses/7167","pdf_url":null,"source":{"id":"https://openalex.org/S4306402456","display_name":"RIT Scholar Works (Rochester Institute of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I155173764","host_organization_name":"Rochester Institute of Technology","host_organization_lineage":["https://openalex.org/I155173764"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Theses","raw_type":"text"},{"id":"pmh:oai:repository.rit.edu:theses-8172","is_oa":false,"landing_page_url":"https://repository.rit.edu/theses/7167","pdf_url":null,"source":{"id":"https://openalex.org/S4306402456","display_name":"RIT Scholar Works (Rochester Institute of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I155173764","host_organization_name":"Rochester Institute of Technology","host_organization_lineage":["https://openalex.org/I155173764"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Theses","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4699999988079071,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W163884008","https://openalex.org/W652294226","https://openalex.org/W798507881","https://openalex.org/W1503562643","https://openalex.org/W1531877390","https://openalex.org/W1569514888","https://openalex.org/W1875635620","https://openalex.org/W1977850862","https://openalex.org/W1984105700","https://openalex.org/W2005971517","https://openalex.org/W2063534452","https://openalex.org/W2089125699","https://openalex.org/W2115294662","https://openalex.org/W2145746559","https://openalex.org/W2165547651","https://openalex.org/W2172264011"],"related_works":["https://openalex.org/W2204754129","https://openalex.org/W4322751528","https://openalex.org/W2759209791","https://openalex.org/W2340647897","https://openalex.org/W2500205862","https://openalex.org/W2760049414","https://openalex.org/W1569711686","https://openalex.org/W1541284233","https://openalex.org/W2808484818","https://openalex.org/W1574948540"],"abstract_inverted_index":{"Field":[0],"Programmable":[1],"Gate":[2],"Arrays":[3],"(FPGAs)":[4],"have":[5],"become":[6],"a":[7,20,40,63,69,92],"competitive":[8],"alternative":[9],"to":[10,51,82],"ASICs":[11],"in":[12,38],"both":[13],"cost":[14],"and":[15],"flexibility.":[16],"This":[17],"paper":[18],"presents":[19],"method":[21],"for":[22,62],"migrating":[23],"an":[24,29],"existing":[25],"ASIC":[26,89],"core":[27],"into":[28],"FPGA.":[30],"To":[31],"minimize":[32],"timing":[33],"effects":[34],"from":[35],"logic":[36],"overhead":[37],"FPGAs,":[39],"reconfigurable":[41],"multichannel":[42],"framework":[43],"is":[44,57],"developed":[45],"that":[46,76],"achieves":[47],"comparable":[48],"computational":[49],"performance":[50,77],"the":[52,87],"original":[53,88],"ASIC.":[54],"Run-time":[55],"reconfiguration":[56],"overlapped":[58],"with":[59],"processing,":[60],"allowing":[61],"greater":[64],"application":[65],"diversity.":[66],"Implementations":[67],"using":[68],"color":[70],"space":[71],"conversion":[72],"engine":[73],"(CSC)":[74],"show":[75],"can":[78],"be":[79],"improved":[80],"up":[81],"1.5":[83],"times":[84],"faster":[85],"than":[86],"design,":[90],"as":[91],"result":[93],"of":[94],"exploiting":[95],"parallelism.":[96]},"counts_by_year":[{"year":2014,"cited_by_count":3}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}