{"id":"https://openalex.org/W2086376934","doi":"https://doi.org/10.1109/socc.2012.6398386","title":"Efficient generation of analog circuit models for accelerated mixed-signal simulation","display_name":"Efficient generation of analog circuit models for accelerated mixed-signal simulation","publication_year":2012,"publication_date":"2012-09-01","ids":{"openalex":"https://openalex.org/W2086376934","doi":"https://doi.org/10.1109/socc.2012.6398386","mag":"2086376934"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2012.6398386","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2012.6398386","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International SOC Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059017281","display_name":"S. Hoelldampf","orcid":null},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"S. Hoelldampf","raw_affiliation_strings":["Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Germany","Institute of Microelectronic Systems Leibniz Universit\u00e4t Hannover, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Germany","institution_ids":["https://openalex.org/I114112103"]},{"raw_affiliation_string":"Institute of Microelectronic Systems Leibniz Universit\u00e4t Hannover, Germany","institution_ids":["https://openalex.org/I114112103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056496152","display_name":"H.-S. L. Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"H.-S. L. Lee","raw_affiliation_strings":["Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Germany","Institute of Microelectronic Systems Leibniz Universit\u00e4t Hannover, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Germany","institution_ids":["https://openalex.org/I114112103"]},{"raw_affiliation_string":"Institute of Microelectronic Systems Leibniz Universit\u00e4t Hannover, Germany","institution_ids":["https://openalex.org/I114112103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035053202","display_name":"D. Zaum","orcid":null},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"D. Zaum","raw_affiliation_strings":["Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Germany","Institute of Microelectronic Systems Leibniz Universit\u00e4t Hannover, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Germany","institution_ids":["https://openalex.org/I114112103"]},{"raw_affiliation_string":"Institute of Microelectronic Systems Leibniz Universit\u00e4t Hannover, Germany","institution_ids":["https://openalex.org/I114112103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010238994","display_name":"Markus Olbrich","orcid":"https://orcid.org/0000-0001-9851-5982"},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"M. Olbrich","raw_affiliation_strings":["Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Germany","Institute of Microelectronic Systems Leibniz Universit\u00e4t Hannover, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Germany","institution_ids":["https://openalex.org/I114112103"]},{"raw_affiliation_string":"Institute of Microelectronic Systems Leibniz Universit\u00e4t Hannover, Germany","institution_ids":["https://openalex.org/I114112103"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057367287","display_name":"Erich Barke","orcid":"https://orcid.org/0000-0001-5744-2940"},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"E. Barke","raw_affiliation_strings":["Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Germany","Institute of Microelectronic Systems Leibniz Universit\u00e4t Hannover, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Germany","institution_ids":["https://openalex.org/I114112103"]},{"raw_affiliation_string":"Institute of Microelectronic Systems Leibniz Universit\u00e4t Hannover, Germany","institution_ids":["https://openalex.org/I114112103"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2498,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.61918098,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"104","last_page":"109"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interfacing","display_name":"Interfacing","score":0.8764668703079224},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.8336220383644104},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7141515016555786},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.6070841550827026},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5524418354034424},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5471504926681519},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5204315781593323},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.502962052822113},{"id":"https://openalex.org/keywords/electronic-circuit-simulation","display_name":"Electronic circuit simulation","score":0.4500857889652252},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.43302828073501587},{"id":"https://openalex.org/keywords/analog-computer","display_name":"Analog computer","score":0.422734797000885},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.35494518280029297},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.24389386177062988},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16916972398757935},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14650359749794006},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.13654473423957825},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.1256747841835022}],"concepts":[{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.8764668703079224},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.8336220383644104},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7141515016555786},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.6070841550827026},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5524418354034424},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5471504926681519},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5204315781593323},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.502962052822113},{"id":"https://openalex.org/C46205389","wikidata":"https://www.wikidata.org/wiki/Q1270401","display_name":"Electronic circuit simulation","level":3,"score":0.4500857889652252},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.43302828073501587},{"id":"https://openalex.org/C90915687","wikidata":"https://www.wikidata.org/wiki/Q63759","display_name":"Analog computer","level":2,"score":0.422734797000885},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.35494518280029297},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.24389386177062988},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16916972398757935},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14650359749794006},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.13654473423957825},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.1256747841835022},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2012.6398386","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2012.6398386","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International SOC Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W105602876","https://openalex.org/W1504265359","https://openalex.org/W1528951670","https://openalex.org/W1548121784","https://openalex.org/W1557797132","https://openalex.org/W1758799934","https://openalex.org/W1969281745","https://openalex.org/W2033403114","https://openalex.org/W2110368314","https://openalex.org/W2112325420","https://openalex.org/W2128342801","https://openalex.org/W2136042826","https://openalex.org/W2139030761","https://openalex.org/W2139100131","https://openalex.org/W2144932584","https://openalex.org/W3144872543","https://openalex.org/W3146847242","https://openalex.org/W4249817769","https://openalex.org/W4251918923","https://openalex.org/W6604298695"],"related_works":["https://openalex.org/W2155285526","https://openalex.org/W2007222089","https://openalex.org/W4242258007","https://openalex.org/W2394022884","https://openalex.org/W2185815555","https://openalex.org/W3100919150","https://openalex.org/W2071235072","https://openalex.org/W3111330318","https://openalex.org/W1924227955","https://openalex.org/W1493881961"],"abstract_inverted_index":{"Transient":[0],"analysis":[1],"of":[2,18,44,84],"mixed-signal":[3,73],"circuits":[4],"suffers":[5],"from":[6],"drawbacks":[7],"inflicted":[8],"by":[9,79],"the":[10,16,29],"high":[11],"computational":[12],"effort":[13],"required":[14],"for":[15,70],"simulation":[17,75],"analog":[19,30],"blocks.":[20],"We":[21],"propose":[22],"to":[23,64],"generate":[24],"linearized":[25,47],"state-space":[26],"models":[27,63],"describing":[28],"circuit":[31],"behavior,":[32],"avoiding":[33],"any":[34],"numerical":[35],"integration":[36],"during":[37],"simulation.":[38],"Since":[39],"only":[40],"a":[41,65],"small":[42],"fraction":[43],"all":[45],"possible":[46],"model":[48],"regions":[49],"is":[50,59],"used":[51],"in":[52],"common":[53],"circuits,":[54],"an":[55,71],"efficient":[56],"on-the-fly":[57],"computation":[58],"possible.":[60],"Interfacing":[61],"such":[62],"SystemC":[66],"digital":[67],"simulator":[68],"allows":[69],"accelerated":[72],"system":[74],"outperforming":[76],"traditional":[77],"concepts":[78],"at":[80],"least":[81],"one":[82],"order":[83],"magnitude.":[85]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}