{"id":"https://openalex.org/W1993442823","doi":"https://doi.org/10.1109/socc.2012.6398375","title":"A novel design flow for a 3D heterogeneous system prototyping platform","display_name":"A novel design flow for a 3D heterogeneous system prototyping platform","publication_year":2012,"publication_date":"2012-09-01","ids":{"openalex":"https://openalex.org/W1993442823","doi":"https://doi.org/10.1109/socc.2012.6398375","mag":"1993442823"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2012.6398375","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2012.6398375","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International SOC Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101901556","display_name":"Chun-Ming Huang","orcid":"https://orcid.org/0000-0001-7973-9112"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Chun-Ming Huang","raw_affiliation_strings":["National Chip Implementation Center (CIC), Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chip Implementation Center (CIC), Hsinchu, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039735116","display_name":"Chih-Chyau Yang","orcid":"https://orcid.org/0000-0001-6508-8160"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chih-Chyau Yang","raw_affiliation_strings":["National Chip Implementation Center (CIC), Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chip Implementation Center (CIC), Hsinchu, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103047746","display_name":"Chien\u2010Ming Wu","orcid":"https://orcid.org/0000-0001-9295-7181"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chien-Ming Wu","raw_affiliation_strings":["National Chip Implementation Center (CIC), Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chip Implementation Center (CIC), Hsinchu, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071430405","display_name":"Chun\u2010Chieh Chiu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chun-Chieh Chiu","raw_affiliation_strings":["National Chip Implementation Center (CIC), Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chip Implementation Center (CIC), Hsinchu, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039387461","display_name":"Shuaicheng Liu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yi-Jun Liu","raw_affiliation_strings":["National Chip Implementation Center (CIC), Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chip Implementation Center (CIC), Hsinchu, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012979818","display_name":"Chun-Chieh Chu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chun-Chieh Chu","raw_affiliation_strings":["National Chip Implementation Center (CIC), Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chip Implementation Center (CIC), Hsinchu, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090554897","display_name":"Nien-Hsiang Chang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chang Nien-Hsiang","raw_affiliation_strings":["National Chip Implementation Center (CIC), Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chip Implementation Center (CIC), Hsinchu, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077136084","display_name":"Wen-Ching Chen","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wen-Ching Chen","raw_affiliation_strings":["National Chip Implementation Center (CIC), Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chip Implementation Center (CIC), Hsinchu, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006633881","display_name":"Chih-Hsing Lin","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chih-Hsing Lin","raw_affiliation_strings":["National Chip Implementation Center (CIC), Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chip Implementation Center (CIC), Hsinchu, Taiwan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045070135","display_name":"Hua-Hsin Luo","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hua-Hsin Luo","raw_affiliation_strings":["National Chip Implementation Center (CIC), Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chip Implementation Center (CIC), Hsinchu, Taiwan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":10,"corresponding_author_ids":["https://openalex.org/A5101901556"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5801,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.6508338,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"19","issue":null,"first_page":"78","last_page":"82"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6652308702468872},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6143474578857422},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6120164394378662},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.5735023021697998},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5403568744659424},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4986104965209961},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4945022761821747},{"id":"https://openalex.org/keywords/system-in-package","display_name":"System in package","score":0.42215844988822937},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.41773420572280884},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3240463137626648},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2676292657852173},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.21437129378318787},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17308062314987183}],"concepts":[{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6652308702468872},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6143474578857422},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6120164394378662},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.5735023021697998},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5403568744659424},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4986104965209961},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4945022761821747},{"id":"https://openalex.org/C146667757","wikidata":"https://www.wikidata.org/wiki/Q1457198","display_name":"System in package","level":3,"score":0.42215844988822937},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.41773420572280884},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3240463137626648},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2676292657852173},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.21437129378318787},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17308062314987183},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2012.6398375","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2012.6398375","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International SOC Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6000000238418579,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1529130237","https://openalex.org/W2018352428","https://openalex.org/W2037093958","https://openalex.org/W2054406841","https://openalex.org/W2057259846","https://openalex.org/W2100471067","https://openalex.org/W2111413831","https://openalex.org/W2150663993","https://openalex.org/W2151898015","https://openalex.org/W2168736941","https://openalex.org/W2534261510","https://openalex.org/W4248558180","https://openalex.org/W6684655150"],"related_works":["https://openalex.org/W4254365700","https://openalex.org/W2388040150","https://openalex.org/W2097998487","https://openalex.org/W4230718388","https://openalex.org/W1966285216","https://openalex.org/W2742808714","https://openalex.org/W2002682434","https://openalex.org/W2102117846","https://openalex.org/W2481546399","https://openalex.org/W196928559"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"novel":[4],"design":[5],"flow":[6],"for":[7],"three-dimensional":[8],"(3D)":[9],"heterogeneous":[10,26,73],"system":[11,37,45,51,85],"prototyping":[12,70],"platform,":[13,94],"namely,":[14],"MorPACK":[15,23,44,83,112],"(morphing":[16],"package).":[17],"The":[18,100],"3D-stacking":[19],"technique":[20],"makes":[21],"the":[22,43,57,62,67,82,89,92,111],"platform":[24,113],"with":[25],"integration":[27],"capabilities":[28],"through":[29],"connection":[30],"modules":[31],"and":[32,39,54],"circuit":[33],"modules.":[34],"Based":[35],"on":[36],"partition":[38],"tri-state":[40],"interface":[41],"connecting,":[42],"can":[46,55,76,126],"be":[47,77,127],"efficiently":[48],"extended":[49],"by":[50,59,80,110],"bus":[52],"interfaces":[53],"improve":[56],"functions":[58],"only":[60],"updating":[61],"bare":[63],"die/module.":[64],"In":[65],"addition,":[66],"total":[68],"silicon":[69],"cost":[71,108],"of":[72,91,123],"SoC":[74,96],"projects":[75,97],"greatly":[78],"reduced":[79,109],"sharing":[81],"common":[84],"platform.":[86],"To":[87],"demonstrate":[88],"effectiveness":[90],"proposed":[93],"six":[95],"are":[98,105],"implemented.":[99],"results":[101],"show":[102],"that":[103],"there":[104],"79.13%":[106],"fabrication":[107],"in":[114],"TSMC":[115],"90nm":[116],"CMOS.":[117],"Besides,":[118],"around":[119],"60%":[120],"performance":[121],"improvement":[122],"operation":[124],"frequency":[125],"benefited.":[128]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}