{"id":"https://openalex.org/W2087730836","doi":"https://doi.org/10.1109/socc.2012.6398374","title":"Synthesizable delay line architectures for digitally controlled voltage regulators","display_name":"Synthesizable delay line architectures for digitally controlled voltage regulators","publication_year":2012,"publication_date":"2012-09-01","ids":{"openalex":"https://openalex.org/W2087730836","doi":"https://doi.org/10.1109/socc.2012.6398374","mag":"2087730836"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2012.6398374","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2012.6398374","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International SOC Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088505250","display_name":"Omar Haridy","orcid":null},"institutions":[{"id":"https://openalex.org/I80693520","display_name":"American University in Cairo","ror":"https://ror.org/0176yqn58","country_code":"EG","type":"education","lineage":["https://openalex.org/I80693520"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Omar Haridy","raw_affiliation_strings":["Center of Nanoelectronics and Devices, American University in Cairo, Cairo, Egypt","Center of Nanoelectronics and Devices, The American University in Cairo / Zewail City, Cairo, Egypt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center of Nanoelectronics and Devices, American University in Cairo, Cairo, Egypt","institution_ids":["https://openalex.org/I80693520"]},{"raw_affiliation_string":"Center of Nanoelectronics and Devices, The American University in Cairo / Zewail City, Cairo, Egypt","institution_ids":["https://openalex.org/I80693520"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043243464","display_name":"Harish K. Krishnamurthy","orcid":"https://orcid.org/0000-0001-5927-8339"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Harish Krishnamurthy","raw_affiliation_strings":["Power Delivery Circuits and Systems, CRL, Intel Laboratories, Oregon, USA","Power Delivery Circuits and Systems, CRL, Intel Labs, Oregon, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Power Delivery Circuits and Systems, CRL, Intel Laboratories, Oregon, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Power Delivery Circuits and Systems, CRL, Intel Labs, Oregon, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072570254","display_name":"Amr S. Helmy","orcid":"https://orcid.org/0000-0002-8109-4058"},"institutions":[{"id":"https://openalex.org/I80693520","display_name":"American University in Cairo","ror":"https://ror.org/0176yqn58","country_code":"EG","type":"education","lineage":["https://openalex.org/I80693520"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Amr Helmy","raw_affiliation_strings":["Center of Nanoelectronics and Devices, American University in Cairo, Cairo, Egypt","Center of Nanoelectronics and Devices, The American University in Cairo / Zewail City, Cairo, Egypt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center of Nanoelectronics and Devices, American University in Cairo, Cairo, Egypt","institution_ids":["https://openalex.org/I80693520"]},{"raw_affiliation_string":"Center of Nanoelectronics and Devices, The American University in Cairo / Zewail City, Cairo, Egypt","institution_ids":["https://openalex.org/I80693520"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084980840","display_name":"Yehea Ismail","orcid":"https://orcid.org/0000-0003-3956-7533"},"institutions":[{"id":"https://openalex.org/I80693520","display_name":"American University in Cairo","ror":"https://ror.org/0176yqn58","country_code":"EG","type":"education","lineage":["https://openalex.org/I80693520"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Yehea Ismail","raw_affiliation_strings":["Center of Nanoelectronics and Devices, American University in Cairo, Cairo, Egypt","Center of Nanoelectronics and Devices, The American University in Cairo / Zewail City, Cairo, Egypt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center of Nanoelectronics and Devices, American University in Cairo, Cairo, Egypt","institution_ids":["https://openalex.org/I80693520"]},{"raw_affiliation_string":"Center of Nanoelectronics and Devices, The American University in Cairo / Zewail City, Cairo, Egypt","institution_ids":["https://openalex.org/I80693520"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14136344,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"72","last_page":"77"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6809368133544922},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.5569503307342529},{"id":"https://openalex.org/keywords/digital-delay-line","display_name":"Digital delay line","score":0.5271995663642883},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5072714686393738},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.5008120536804199},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.45772725343704224},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4565559923648834},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4558691680431366},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.45415157079696655},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.4336671233177185},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.42393958568573},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39672374725341797},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.3199824094772339},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18974941968917847},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.18016019463539124},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16059473156929016},{"id":"https://openalex.org/keywords/digital-signal","display_name":"Digital signal","score":0.11402902007102966},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07604673504829407}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6809368133544922},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.5569503307342529},{"id":"https://openalex.org/C30847790","wikidata":"https://www.wikidata.org/wiki/Q4505961","display_name":"Digital delay line","level":4,"score":0.5271995663642883},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5072714686393738},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.5008120536804199},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.45772725343704224},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4565559923648834},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4558691680431366},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.45415157079696655},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.4336671233177185},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.42393958568573},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39672374725341797},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.3199824094772339},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18974941968917847},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.18016019463539124},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16059473156929016},{"id":"https://openalex.org/C52773712","wikidata":"https://www.wikidata.org/wiki/Q175022","display_name":"Digital signal","level":3,"score":0.11402902007102966},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07604673504829407},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2012.6398374","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2012.6398374","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International SOC Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W157288260","https://openalex.org/W1498604975","https://openalex.org/W1544623790","https://openalex.org/W1605657667","https://openalex.org/W1994824427","https://openalex.org/W2007444716","https://openalex.org/W2009675739","https://openalex.org/W2051174385","https://openalex.org/W2070061481","https://openalex.org/W2097470318","https://openalex.org/W2101095113","https://openalex.org/W2103553287","https://openalex.org/W2108397131","https://openalex.org/W2110913706","https://openalex.org/W2112111321","https://openalex.org/W2115386660","https://openalex.org/W2116175063","https://openalex.org/W2119199553","https://openalex.org/W2127614267","https://openalex.org/W2129904319","https://openalex.org/W2140006808","https://openalex.org/W2144109350","https://openalex.org/W2149009819","https://openalex.org/W2152820498","https://openalex.org/W2152960661","https://openalex.org/W2156622453","https://openalex.org/W2541436244","https://openalex.org/W2594013429","https://openalex.org/W2612282747","https://openalex.org/W4242877612"],"related_works":["https://openalex.org/W2034656493","https://openalex.org/W2188730438","https://openalex.org/W2157230896","https://openalex.org/W2792778858","https://openalex.org/W3015599398","https://openalex.org/W1986294008","https://openalex.org/W2981674658","https://openalex.org/W1551079757","https://openalex.org/W3133026170","https://openalex.org/W2038029292"],"abstract_inverted_index":{"This":[0],"paper":[1],"introduces":[2],"a":[3,7,24,47,70,94],"new":[4,21],"architecture":[5,22,88],"for":[6],"fully":[8],"synthesizable":[9],"digital":[10],"delay":[11,28,56,61,102],"line":[12,57],"(DDL)":[13],"used":[14],"in":[15],"digitally":[16],"controlled":[17],"voltage":[18],"regulators.":[19],"The":[20,82],"uses":[23],"variable":[25],"number":[26],"of":[27],"elements":[29],"to":[30,32,100],"lock":[31],"the":[33,38,43,50,54,86],"clock":[34],"frequency":[35],"depending":[36],"on":[37],"actual":[39],"process":[40],"corner":[41],"and":[42,53,75,93],"temperature":[44],"variations.":[45],"Also,":[46],"comparison":[48,83],"between":[49],"proposed":[51,87],"scheme":[52],"conventional":[55,101],"with":[58,98],"discretely":[59],"programmable":[60],"cells":[62],"is":[63],"presented.":[64],"Both":[65],"schemes":[66],"are":[67],"designed":[68],"using":[69,77],"hardware":[71],"description":[72],"language":[73],"(HDL)":[74],"synthesized":[76],"Intel":[78],"32":[79],"nm":[80],"technology.":[81],"shows":[84],"that":[85],"has":[89],"better":[90],"linearity,":[91],"area,":[92],"fast":[95],"calibration":[96],"time":[97],"respect":[99],"lines.":[103]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}