{"id":"https://openalex.org/W2085102308","doi":"https://doi.org/10.1109/socc.2012.6398332","title":"Design of interlock-free combined allocators for Networks-on-Chip","display_name":"Design of interlock-free combined allocators for Networks-on-Chip","publication_year":2012,"publication_date":"2012-09-01","ids":{"openalex":"https://openalex.org/W2085102308","doi":"https://doi.org/10.1109/socc.2012.6398332","mag":"2085102308"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2012.6398332","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2012.6398332","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International SOC Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003065581","display_name":"Ye Lu","orcid":"https://orcid.org/0000-0002-4987-5874"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Ye Lu","raw_affiliation_strings":["ECIT, Queens University of Belfast, UK","ECIT, Queen's University of Belfast, Northen Ireland, UK"],"affiliations":[{"raw_affiliation_string":"ECIT, Queens University of Belfast, UK","institution_ids":["https://openalex.org/I126231945"]},{"raw_affiliation_string":"ECIT, Queen's University of Belfast, Northen Ireland, UK","institution_ids":["https://openalex.org/I126231945"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079315983","display_name":"Changlin Chen","orcid":"https://orcid.org/0000-0002-1862-2807"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Changlin Chen","raw_affiliation_strings":["Delft University of Technology, Delft, Netherlands","Delft Univ. of Tech., Delft, The Netherlands#TAB#"],"affiliations":[{"raw_affiliation_string":"Delft University of Technology, Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Delft Univ. of Tech., Delft, The Netherlands#TAB#","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111565223","display_name":"J.V. McCanny","orcid":null},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"John McCanny","raw_affiliation_strings":["ECIT, Queens University of Belfast, UK","ECIT, Queen's University of Belfast, Northen Ireland, UK"],"affiliations":[{"raw_affiliation_string":"ECIT, Queens University of Belfast, UK","institution_ids":["https://openalex.org/I126231945"]},{"raw_affiliation_string":"ECIT, Queen's University of Belfast, Northen Ireland, UK","institution_ids":["https://openalex.org/I126231945"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103745938","display_name":"Sakir Sezer","orcid":null},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Sakir Sezer","raw_affiliation_strings":["ECIT, Queens University of Belfast, UK","ECIT, Queen's University of Belfast, Northen Ireland, UK"],"affiliations":[{"raw_affiliation_string":"ECIT, Queens University of Belfast, UK","institution_ids":["https://openalex.org/I126231945"]},{"raw_affiliation_string":"ECIT, Queen's University of Belfast, Northen Ireland, UK","institution_ids":["https://openalex.org/I126231945"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5003065581"],"corresponding_institution_ids":["https://openalex.org/I126231945"],"apc_list":null,"apc_paid":null,"fwci":2.2295,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.88754808,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"2006","issue":null,"first_page":"358","last_page":"363"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10179","display_name":"Supercapacitor Materials and Fabrication","score":0.9890000224113464,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9832000136375427,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/allocator","display_name":"Allocator","score":0.9876470565795898},{"id":"https://openalex.org/keywords/interlock","display_name":"Interlock","score":0.8646039962768555},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.687389612197876},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5814175009727478},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5242547988891602},{"id":"https://openalex.org/keywords/lock","display_name":"Lock (firearm)","score":0.5002517700195312},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.49146926403045654},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4140205383300781},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.25853872299194336},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16937512159347534},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10289734601974487},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07594385743141174}],"concepts":[{"id":"https://openalex.org/C162262903","wikidata":"https://www.wikidata.org/wiki/Q343527","display_name":"Allocator","level":2,"score":0.9876470565795898},{"id":"https://openalex.org/C99535591","wikidata":"https://www.wikidata.org/wiki/Q1817095","display_name":"Interlock","level":2,"score":0.8646039962768555},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.687389612197876},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5814175009727478},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5242547988891602},{"id":"https://openalex.org/C174839445","wikidata":"https://www.wikidata.org/wiki/Q1134386","display_name":"Lock (firearm)","level":2,"score":0.5002517700195312},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.49146926403045654},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4140205383300781},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.25853872299194336},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16937512159347534},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10289734601974487},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07594385743141174},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/socc.2012.6398332","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2012.6398332","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International SOC Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.qub.ac.uk/portal:publications/4b9763a0-f3fc-42e0-bdaa-aa15ca30c167","is_oa":false,"landing_page_url":"https://pure.qub.ac.uk/en/publications/4b9763a0-f3fc-42e0-bdaa-aa15ca30c167","pdf_url":null,"source":{"id":"https://openalex.org/S4306402319","display_name":"Research Portal (Queen's University Belfast)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I126231945","host_organization_name":"Queen's University Belfast","host_organization_lineage":["https://openalex.org/I126231945"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Lu , Y , Chen , C , McCanny , J V & Sezer , S 2012 , Design of interlock-free combined allocators for Networks-on-Chip . in IEEE International SOC Conference (SOCC), 2012 . Institute of Electrical and Electronics Engineers Inc. , pp. 358 - 363 . https://doi.org/10.1109/SOCC.2012.6398332","raw_type":"contributionToPeriodical"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5600000023841858}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1501077214","https://openalex.org/W2019559702","https://openalex.org/W2062173292","https://openalex.org/W2097560795","https://openalex.org/W2099399959","https://openalex.org/W2111366547","https://openalex.org/W2133458301","https://openalex.org/W2145664939","https://openalex.org/W2152788432","https://openalex.org/W2153025112","https://openalex.org/W2167916917","https://openalex.org/W4229732121","https://openalex.org/W4240575514"],"related_works":["https://openalex.org/W4252124899","https://openalex.org/W2043640140","https://openalex.org/W2122690624","https://openalex.org/W4250204977","https://openalex.org/W4361194010","https://openalex.org/W2018768276","https://openalex.org/W4376862083","https://openalex.org/W4312676584","https://openalex.org/W1974272726","https://openalex.org/W2085102308"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"thorough":[4],"investigation":[5],"of":[6,19,31,43],"the":[7,17,20,28,35],"combined":[8,21,46],"allocator":[9],"design":[10],"for":[11],"Networks-on-Chip":[12],"(NoC).":[13],"Particularly,":[14],"we":[15],"discuss":[16],"interlock":[18],"NoC":[22],"allocator,":[23],"which":[24],"is":[25],"caused":[26],"by":[27],"lock":[29],"mechanism":[30],"priority":[32],"updating":[33],"between":[34],"local":[36],"and":[37,41],"global":[38],"arbiters.":[39],"Architectures":[40],"implementations":[42],"three":[44],"interlock-free":[45],"allocators":[47],"are":[48,61],"presented":[49],"in":[50],"detail.":[51],"Their":[52],"cost,":[53],"critical":[54],"path,":[55],"as":[56,58],"well":[57],"networklevel":[59],"performance":[60],"demonstrated":[62],"based":[63],"on":[64],"65-nm":[65],"standard":[66],"cell":[67],"technology.":[68]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}