{"id":"https://openalex.org/W2031513138","doi":"https://doi.org/10.1109/socc.2012.6398330","title":"Design of a scalable RF microarchitecture for heterogeneous MPSoCs","display_name":"Design of a scalable RF microarchitecture for heterogeneous MPSoCs","publication_year":2012,"publication_date":"2012-09-01","ids":{"openalex":"https://openalex.org/W2031513138","doi":"https://doi.org/10.1109/socc.2012.6398330","mag":"2031513138"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2012.6398330","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2012.6398330","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International SOC Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100899183","display_name":"Dan Zhao","orcid":"https://orcid.org/0000-0001-9016-5594"},"institutions":[{"id":"https://openalex.org/I79516672","display_name":"University of Louisiana at Lafayette","ror":"https://ror.org/01x8rc503","country_code":"US","type":"education","lineage":["https://openalex.org/I2799628689","https://openalex.org/I79516672"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dan Zhao","raw_affiliation_strings":["University of Louisiana at Lafayette, USA","University of Louisiana at Lafayette#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Louisiana at Lafayette, USA","institution_ids":["https://openalex.org/I79516672"]},{"raw_affiliation_string":"University of Louisiana at Lafayette#TAB#","institution_ids":["https://openalex.org/I79516672"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100364988","display_name":"Yi Wang","orcid":"https://orcid.org/0000-0002-9095-6879"},"institutions":[{"id":"https://openalex.org/I79516672","display_name":"University of Louisiana at Lafayette","ror":"https://ror.org/01x8rc503","country_code":"US","type":"education","lineage":["https://openalex.org/I2799628689","https://openalex.org/I79516672"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yi Wang","raw_affiliation_strings":["University of Louisiana at Lafayette, USA","University of Louisiana at Lafayette#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Louisiana at Lafayette, USA","institution_ids":["https://openalex.org/I79516672"]},{"raw_affiliation_string":"University of Louisiana at Lafayette#TAB#","institution_ids":["https://openalex.org/I79516672"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I79516672"],"apc_list":null,"apc_paid":null,"fwci":1.4909,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.83295383,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"346","last_page":"351"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10083","display_name":"Graphene research and applications","score":0.987500011920929,"subfield":{"id":"https://openalex.org/subfields/2505","display_name":"Materials Chemistry"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.983299970626831,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.8564885854721069},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7407135963439941},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6341937780380249},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5389575958251953},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5140665769577026},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.5138164162635803},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5067506432533264},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4966314435005188},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4866426885128021},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4628429114818573},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.459759920835495},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.45940226316452026},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.4540787637233734},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.43177324533462524},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39810729026794434},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3696390390396118},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.1705472469329834},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14028215408325195},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.0985935628414154}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.8564885854721069},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7407135963439941},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6341937780380249},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5389575958251953},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5140665769577026},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.5138164162635803},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5067506432533264},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4966314435005188},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4866426885128021},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4628429114818573},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.459759920835495},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.45940226316452026},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.4540787637233734},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.43177324533462524},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39810729026794434},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3696390390396118},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.1705472469329834},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14028215408325195},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0985935628414154}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2012.6398330","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2012.6398330","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International SOC Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6299999952316284,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1991201712","https://openalex.org/W2011039300","https://openalex.org/W2058227699","https://openalex.org/W2068494962","https://openalex.org/W2126475076","https://openalex.org/W2145236323","https://openalex.org/W2164363230","https://openalex.org/W2164489888","https://openalex.org/W3022359323","https://openalex.org/W6684298584"],"related_works":["https://openalex.org/W4281711577","https://openalex.org/W2106200299","https://openalex.org/W2178653557","https://openalex.org/W2540211551","https://openalex.org/W2994908368","https://openalex.org/W2144357574","https://openalex.org/W4230458348","https://openalex.org/W3117657225","https://openalex.org/W1966325333","https://openalex.org/W3198758847"],"abstract_inverted_index":{"With":[0,17],"the":[1,9,14,18,52,58,65,114],"rapid":[2],"emergence":[3],"of":[4,55,67,119],"multiprocessor":[5],"system-on-chip":[6],"(MPSoC)":[7],"designs,":[8],"on-chip":[10,33],"communication":[11,34],"fabric":[12],"becomes":[13],"performance":[15],"determinant.":[16],"high":[19],"data-rate,":[20],"low":[21],"power":[22],"and":[23,76,93,117],"ultra-short":[24],"range":[25],"interconnection":[26],"provided":[27],"by":[28],"UWB":[29],"technology,":[30],"a":[31,99],"new":[32],"system,":[35],"dubbed":[36],"wireless":[37],"network-on-chip":[38],"(Wi-NoC),":[39],"has":[40],"been":[41],"proposed":[42],"for":[43],"nanoscale":[44],"MPSoCs.":[45],"In":[46],"this":[47],"work,":[48],"we":[49],"will":[50,84,103],"develop":[51],"RF":[53,59,82,88],"microarchitecture":[54],"WiNoC":[56],"where":[57,87],"nodes":[60,89],"are":[61,90,96],"designed":[62],"to":[63],"fulfill":[64],"functions":[66],"distributed":[68,77,92],"table":[69],"routing,":[70],"multi-channel":[71],"arbitration,":[72],"virtual":[73],"output":[74],"queuing,":[75],"flow":[78],"control.":[79],"A":[80],"flexible":[81],"infrastructure":[83],"be":[85,104],"established":[86],"properly":[91],"IP":[94],"cores":[95],"clustered.":[97],"Consequently,":[98],"performance-cost":[100],"effective":[101],"topology":[102],"formed.":[105],"Our":[106],"simulation":[107],"studies":[108],"based":[109],"on":[110],"synthetic":[111],"traffics":[112],"demonstrate":[113],"network":[115],"efficiency":[116],"scalability":[118],"WiNoC.":[120]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}