{"id":"https://openalex.org/W1967190720","doi":"https://doi.org/10.1109/socc.2011.6085132","title":"On-demand memory sub-system for multi-core SoCs","display_name":"On-demand memory sub-system for multi-core SoCs","publication_year":2011,"publication_date":"2011-09-01","ids":{"openalex":"https://openalex.org/W1967190720","doi":"https://doi.org/10.1109/socc.2011.6085132","mag":"1967190720"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2011.6085132","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2011.6085132","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International SOC Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066525875","display_name":"Po-Tsang Huang","orcid":"https://orcid.org/0000-0001-8679-2755"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Po-Tsang Huang","raw_affiliation_strings":["Department of Electronics Engineering & Institute of Electronics, and Microelectronics and Information Systems Research Center, National Chiao Tung University, HsinChu, Taiwan","Department of Electronics Engineering & Institute of Electronics, and Microelectronics and Information Systems Research Center, National Chiao-Tung University, HsinChu 300, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics, and Microelectronics and Information Systems Research Center, National Chiao Tung University, HsinChu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics, and Microelectronics and Information Systems Research Center, National Chiao-Tung University, HsinChu 300, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111524877","display_name":"Yung Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yung Chang","raw_affiliation_strings":["Department of Electronics Engineering & Institute of Electronics, and Microelectronics and Information Systems Research Center, National Chiao Tung University, HsinChu, Taiwan","Department of Electronics Engineering & Institute of Electronics, and Microelectronics and Information Systems Research Center, National Chiao-Tung University, HsinChu 300, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics, and Microelectronics and Information Systems Research Center, National Chiao Tung University, HsinChu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics, and Microelectronics and Information Systems Research Center, National Chiao-Tung University, HsinChu 300, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111568152","display_name":"Wei Hwang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei Hwang","raw_affiliation_strings":["Department of Electronics Engineering & Institute of Electronics, and Microelectronics and Information Systems Research Center, National Chiao Tung University, HsinChu, Taiwan","Department of Electronics Engineering & Institute of Electronics, and Microelectronics and Information Systems Research Center, National Chiao-Tung University, HsinChu 300, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics, and Microelectronics and Information Systems Research Center, National Chiao Tung University, HsinChu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics, and Microelectronics and Information Systems Research Center, National Chiao-Tung University, HsinChu 300, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.3657,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.6171908,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"122","last_page":"127"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.799283504486084},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.663126528263092},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6058905720710754},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.5974127054214478},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5512559413909912},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5254855751991272},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.5246279835700989},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.5158299803733826},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.4968462288379669},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.4519205093383789},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4341665506362915},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.41314297914505005},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.41210034489631653},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.37582772970199585},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.32132503390312195},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32028523087501526},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2741025686264038}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.799283504486084},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.663126528263092},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6058905720710754},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.5974127054214478},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5512559413909912},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5254855751991272},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.5246279835700989},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.5158299803733826},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.4968462288379669},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.4519205093383789},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4341665506362915},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.41314297914505005},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.41210034489631653},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.37582772970199585},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.32132503390312195},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32028523087501526},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2741025686264038}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2011.6085132","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2011.6085132","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International SOC Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6800000071525574,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2101308451","https://openalex.org/W2125213532","https://openalex.org/W2142033140","https://openalex.org/W2158118666","https://openalex.org/W2161289776","https://openalex.org/W2174102096","https://openalex.org/W3144500201","https://openalex.org/W6680960445"],"related_works":["https://openalex.org/W4321458411","https://openalex.org/W254684032","https://openalex.org/W126098351","https://openalex.org/W2047684617","https://openalex.org/W3108993429","https://openalex.org/W2782503170","https://openalex.org/W4281924108","https://openalex.org/W2041174925","https://openalex.org/W2117533242","https://openalex.org/W2168550483"],"abstract_inverted_index":{"For":[0],"heterogeneous":[1],"multi-core":[2],"SoCs,":[3],"the":[4,8,30,63,66,91],"increasing":[5],"demand":[6],"of":[7,54,65,85],"memory":[9,23,31,34,47],"capacity":[10],"and":[11,33,81],"bandwidth":[12],"becomes":[13],"a":[14,51,71,76],"critical":[15],"design":[16],"challenge.":[17],"In":[18,70],"this":[19],"paper,":[20],"an":[21],"on-demand":[22],"sub-system":[24],"is":[25],"presented":[26],"to":[27,61],"efficiently":[28],"control":[29],"access":[32],"resource":[35],"allocation":[36],"using":[37,90],"adaptively":[38,44,92],"allocated":[39,45,93],"cache":[40,46,94],"memory.":[41,95],"The":[42],"proposed":[43],"can":[48,87],"dynamically":[49],"assign":[50],"variable":[52],"number":[53],"SRAM":[55],"banks":[56],"for":[57],"process":[58],"elements":[59],"(PEs)":[60],"optimize":[62],"utilization":[64],"centralized":[67],"on-chip":[68],"cache.":[69],"wireless":[72],"video":[73],"entertainment":[74],"system,":[75],"7.13%":[77],"execution":[78],"time":[79],"reduction":[80,84],"10.53%":[82],"energy":[83],"memories":[86],"be":[88],"achieved":[89]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}