{"id":"https://openalex.org/W1965231200","doi":"https://doi.org/10.1109/socc.2011.6085113","title":"Low power tri-state register files design for modern out-of-order processors","display_name":"Low power tri-state register files design for modern out-of-order processors","publication_year":2011,"publication_date":"2011-09-01","ids":{"openalex":"https://openalex.org/W1965231200","doi":"https://doi.org/10.1109/socc.2011.6085113","mag":"1965231200"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2011.6085113","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2011.6085113","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International SOC Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069728349","display_name":"Na Gong","orcid":"https://orcid.org/0000-0002-3297-7436"},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Na Gong","raw_affiliation_strings":["University at Buffalo, State University of New York, USA","University at Buffalo, State University of New York , USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University at Buffalo, State University of New York, USA","institution_ids":["https://openalex.org/I63190737"]},{"raw_affiliation_string":"University at Buffalo, State University of New York , USA","institution_ids":["https://openalex.org/I63190737"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102332437","display_name":"Geng Tang","orcid":null},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Geng Tang","raw_affiliation_strings":["University at Buffalo, State University of New York, USA","University at Buffalo, State University of New York , USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University at Buffalo, State University of New York, USA","institution_ids":["https://openalex.org/I63190737"]},{"raw_affiliation_string":"University at Buffalo, State University of New York , USA","institution_ids":["https://openalex.org/I63190737"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043189989","display_name":"Jinhui Wang","orcid":"https://orcid.org/0000-0003-4731-8481"},"institutions":[{"id":"https://openalex.org/I37796252","display_name":"Beijing University of Technology","ror":"https://ror.org/037b1pp87","country_code":"CN","type":"education","lineage":["https://openalex.org/I37796252"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinhui Wang","raw_affiliation_strings":["VLSI and System Lab, Beijing University of Technology, China","VLSI & System Lab, Beijing University of Technology, CHINA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI and System Lab, Beijing University of Technology, China","institution_ids":["https://openalex.org/I37796252"]},{"raw_affiliation_string":"VLSI & System Lab, Beijing University of Technology, CHINA","institution_ids":["https://openalex.org/I37796252"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108456717","display_name":"Ramalingam Sridhar","orcid":null},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ramalingam Sridhar","raw_affiliation_strings":["University at Buffalo, State University of New York, USA","University at Buffalo, State University of New York , USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University at Buffalo, State University of New York, USA","institution_ids":["https://openalex.org/I63190737"]},{"raw_affiliation_string":"University at Buffalo, State University of New York , USA","institution_ids":["https://openalex.org/I63190737"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.19,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.34522293,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"323","last_page":"328"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.8467220067977905},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7112744450569153},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6346558332443237},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.5579168200492859},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5386455059051514},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5141663551330566},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.4967103600502014},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.48886173963546753},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.4417489767074585},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41726404428482056},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3743528127670288},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3239922523498535},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.21845030784606934},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.0766177773475647}],"concepts":[{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.8467220067977905},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7112744450569153},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6346558332443237},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.5579168200492859},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5386455059051514},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5141663551330566},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4967103600502014},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.48886173963546753},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.4417489767074585},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41726404428482056},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3743528127670288},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3239922523498535},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.21845030784606934},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0766177773475647},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2011.6085113","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2011.6085113","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International SOC Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2066543901","https://openalex.org/W2081956993","https://openalex.org/W2094662129","https://openalex.org/W2112833506","https://openalex.org/W2112959014","https://openalex.org/W2115178757","https://openalex.org/W2145462867","https://openalex.org/W2168870607","https://openalex.org/W6677279267","https://openalex.org/W6681947701"],"related_works":["https://openalex.org/W2042399072","https://openalex.org/W3144620029","https://openalex.org/W2356166161","https://openalex.org/W1859275911","https://openalex.org/W2130533867","https://openalex.org/W2139082473","https://openalex.org/W2357715216","https://openalex.org/W2589715212","https://openalex.org/W2503229030","https://openalex.org/W2359093654"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"propose":[4],"a":[5],"novel":[6],"integrated":[7],"circuit":[8],"and":[9,38],"architectural":[10],"level":[11],"technique":[12],"to":[13],"reduce":[14],"power":[15,31,40],"consumption":[16],"of":[17],"register":[18],"files":[19],"in":[20],"high-performance":[21],"microprocessors.":[22],"Our":[23],"simulation":[24],"results":[25],"on":[26,51],"32-nm":[27],"process":[28],"show":[29],"12.7-14.1%":[30],"reduction":[32,41],"for":[33,42],"ROB":[34],"(Reorder":[35],"Buffer)-based":[36],"microprocessors":[37],"12.4-17.9%":[39],"checkpoint-based":[43],"microprocessors,":[44],"respectively,":[45],"with":[46],"less":[47],"than":[48],"5%":[49],"impact":[50],"excess":[52],"time.":[53]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}