{"id":"https://openalex.org/W2093283689","doi":"https://doi.org/10.1109/socc.2011.6085089","title":"Exploring Virtual-Channel architecture in FPGA based Networks-on-Chip","display_name":"Exploring Virtual-Channel architecture in FPGA based Networks-on-Chip","publication_year":2011,"publication_date":"2011-09-01","ids":{"openalex":"https://openalex.org/W2093283689","doi":"https://doi.org/10.1109/socc.2011.6085089","mag":"2093283689"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2011.6085089","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2011.6085089","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International SOC Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003065581","display_name":"Ye Lu","orcid":"https://orcid.org/0000-0002-4987-5874"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Ye Lu","raw_affiliation_strings":["ECIT, Queen's University of Belfast, UK","ECIT, Queen's University of Belfast, Northern Ireland, UK"],"affiliations":[{"raw_affiliation_string":"ECIT, Queen's University of Belfast, UK","institution_ids":["https://openalex.org/I126231945"]},{"raw_affiliation_string":"ECIT, Queen's University of Belfast, Northern Ireland, UK","institution_ids":["https://openalex.org/I126231945"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111565223","display_name":"J.V. McCanny","orcid":null},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"John McCanny","raw_affiliation_strings":["ECIT, Queen's University of Belfast, UK","ECIT, Queen's University of Belfast, Northern Ireland, UK"],"affiliations":[{"raw_affiliation_string":"ECIT, Queen's University of Belfast, UK","institution_ids":["https://openalex.org/I126231945"]},{"raw_affiliation_string":"ECIT, Queen's University of Belfast, Northern Ireland, UK","institution_ids":["https://openalex.org/I126231945"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103745938","display_name":"Sakir Sezer","orcid":null},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Sakir Sezer","raw_affiliation_strings":["ECIT, Queen's University of Belfast, UK","ECIT, Queen's University of Belfast, Northern Ireland, UK"],"affiliations":[{"raw_affiliation_string":"ECIT, Queen's University of Belfast, UK","institution_ids":["https://openalex.org/I126231945"]},{"raw_affiliation_string":"ECIT, Queen's University of Belfast, Northern Ireland, UK","institution_ids":["https://openalex.org/I126231945"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5003065581"],"corresponding_institution_ids":["https://openalex.org/I126231945"],"apc_list":null,"apc_paid":null,"fwci":2.9149,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.91223084,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"302","last_page":"307"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9818000197410583,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.7560437321662903},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7407146692276001},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7288461327552795},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.670559823513031},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6502677202224731},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6211060285568237},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5691332221031189},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.557386577129364},{"id":"https://openalex.org/keywords/virtual-channel","display_name":"Virtual channel","score":0.5470278859138489},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5445530414581299},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4688217341899872},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.42348992824554443},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4138942062854767},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.41335898637771606},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.38504740595817566},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3804851174354553},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.26887691020965576},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09561717510223389},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07103422284126282}],"concepts":[{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.7560437321662903},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7407146692276001},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7288461327552795},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.670559823513031},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6502677202224731},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6211060285568237},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5691332221031189},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.557386577129364},{"id":"https://openalex.org/C2777076873","wikidata":"https://www.wikidata.org/wiki/Q2291875","display_name":"Virtual channel","level":3,"score":0.5470278859138489},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5445530414581299},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4688217341899872},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.42348992824554443},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4138942062854767},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.41335898637771606},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.38504740595817566},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3804851174354553},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.26887691020965576},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09561717510223389},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07103422284126282},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/socc.2011.6085089","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2011.6085089","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International SOC Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.qub.ac.uk/portal:publications/cd305019-7f56-49b9-b1ec-f4e0fff3d7b4","is_oa":false,"landing_page_url":"https://pure.qub.ac.uk/en/publications/cd305019-7f56-49b9-b1ec-f4e0fff3d7b4","pdf_url":null,"source":{"id":"https://openalex.org/S4306402319","display_name":"Research Portal (Queen's University Belfast)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I126231945","host_organization_name":"Queen's University Belfast","host_organization_lineage":["https://openalex.org/I126231945"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Lu , Y , McCanny , J & Sezer , S 2011 , Exploring Virtual-Channel architecture in FPGA based Networks-on-Chip . in 2011 IEEE International SOC Conference (SOCC) . Institute of Electrical and Electronics Engineers Inc. , New York , pp. 302-307 , 24th IEEE International System-on-Chip Conference (SOCC) , Taipei , Taiwan, Province of China , 26/09/2011 . https://doi.org/10.1109/SOCC.2011.6085089","raw_type":"contributionToPeriodical"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.47999998927116394}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1501077214","https://openalex.org/W1977850862","https://openalex.org/W2062173292","https://openalex.org/W2097560795","https://openalex.org/W2108040120","https://openalex.org/W2111978289","https://openalex.org/W2123572818","https://openalex.org/W2124125370","https://openalex.org/W2128514319","https://openalex.org/W2145664939","https://openalex.org/W2149935279","https://openalex.org/W2153818151","https://openalex.org/W2158406768","https://openalex.org/W2160847478","https://openalex.org/W3142226320","https://openalex.org/W4253408813","https://openalex.org/W6678002210"],"related_works":["https://openalex.org/W1967423149","https://openalex.org/W2084287588","https://openalex.org/W2013729863","https://openalex.org/W2138410650","https://openalex.org/W2181632526","https://openalex.org/W4212914479","https://openalex.org/W2579280915","https://openalex.org/W2052816277","https://openalex.org/W2183601056","https://openalex.org/W2560886726"],"abstract_inverted_index":{"A":[0],"novel":[1],"Networks-on-Chip":[2],"(NoC)":[3],"router":[4],"architecture":[5,23,42],"specified":[6],"for":[7],"FPGA":[8],"based":[9,51],"implementation":[10],"with":[11],"configurable":[12],"Virtual-Channel":[13],"(VC)":[14],"is":[15],"presented.":[16],"Each":[17],"pipeline":[18],"stage":[19],"of":[20],"the":[21],"proposed":[22,41],"has":[24],"been":[25],"optimized":[26],"so":[27],"that":[28],"low":[29],"packet":[30],"propagation":[31],"latency":[32],"and":[33,46],"reduced":[34],"hardware":[35],"overhead":[36],"can":[37],"be":[38,56],"achieved.":[39],"The":[40],"enables":[43],"high":[44],"performance":[45],"cost":[47],"effective":[48],"VC":[49],"NoC":[50],"on-chip":[52],"system":[53],"interconnects":[54],"to":[55],"deployed":[57],"on":[58],"FPGA.":[59]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":3}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}