{"id":"https://openalex.org/W2137956696","doi":"https://doi.org/10.1109/socc.2010.5784739","title":"Simultaneous voltage island generation and floorplanning","display_name":"Simultaneous voltage island generation and floorplanning","publication_year":2010,"publication_date":"2010-09-01","ids":{"openalex":"https://openalex.org/W2137956696","doi":"https://doi.org/10.1109/socc.2010.5784739","mag":"2137956696"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2010.5784739","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2010.5784739","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"23rd IEEE International SOC Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091476417","display_name":"Houng-Yi Li","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Houng-Yi Li","raw_affiliation_strings":["Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan, R.O.C","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031004106","display_name":"Iris Hui-Ru Jiang","orcid":"https://orcid.org/0000-0002-4554-3442"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Iris Hui-Ru Jiang","raw_affiliation_strings":["Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan, R.O.C","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021615416","display_name":"Hung-Ming Chen","orcid":"https://orcid.org/0000-0001-8173-3131"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hung-Ming Chen","raw_affiliation_strings":["Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan, R.O.C","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5091476417"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.16451802,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"219","last_page":"223"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9918000102043152,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9913442134857178},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.6966137886047363},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6290175914764404},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.6007745265960693},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5138828754425049},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5072912573814392},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4532935321331024},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4333266019821167},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4104214012622833},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3747352957725525},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24398866295814514},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.22845828533172607},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.20614954829216003},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.18267598748207092},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18036127090454102},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1372489035129547}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9913442134857178},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.6966137886047363},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6290175914764404},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.6007745265960693},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5138828754425049},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5072912573814392},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4532935321331024},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4333266019821167},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4104214012622833},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3747352957725525},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24398866295814514},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.22845828533172607},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.20614954829216003},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.18267598748207092},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18036127090454102},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1372489035129547},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2010.5784739","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2010.5784739","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"23rd IEEE International SOC Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5199999809265137}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2007916227","https://openalex.org/W2055798429","https://openalex.org/W2082348718","https://openalex.org/W2083637347","https://openalex.org/W2094042791","https://openalex.org/W2111934774","https://openalex.org/W2141746747","https://openalex.org/W6664309405","https://openalex.org/W6670705208","https://openalex.org/W6674301526","https://openalex.org/W6677018455","https://openalex.org/W6825713691"],"related_works":["https://openalex.org/W2101589874","https://openalex.org/W2781601456","https://openalex.org/W3010631755","https://openalex.org/W2152584492","https://openalex.org/W2186482337","https://openalex.org/W2783276420","https://openalex.org/W4249576260","https://openalex.org/W2115502122","https://openalex.org/W2138401961","https://openalex.org/W2353155791"],"abstract_inverted_index":{"Multiple":[0],"supply":[1,16,39],"voltage":[2,17,22,49,63],"is":[3,19],"a":[4,31,42,57,83],"prevalent":[5],"and":[6,12,35,46,59,69],"effective":[7],"technique":[8],"to":[9],"balance":[10],"power":[11,106],"performance.":[13],"A":[14],"multiple":[15],"design":[18,113],"divided":[20],"into":[21],"islands":[23,64],"at":[24,37],"physical":[25,33],"design,":[26],"where":[27],"each":[28,52],"island":[29],"occupies":[30],"contiguous":[32],"region":[34],"operates":[36],"some":[38],"voltage.":[40],"Given":[41],"set":[43],"of":[44,79,93,101,111,119],"blocks":[45,81],"the":[47,61,98,109,117],"timing-safe":[48],"levels":[50],"for":[51],"block,":[53],"we":[54],"simultaneously":[55],"generate":[56],"floorplan":[58],"form":[60],"corresponding":[62],"based":[65],"on":[66],"an":[67,88,91],"efficient":[68],"deterministic":[70],"algorithm.":[71,121],"In":[72],"contrast,":[73],"prior":[74],"works":[75],"usually":[76],"assign":[77],"voltages":[78],"all":[80],"either-for":[82],"given":[84],"floorplan-at":[85,90],"post-floorplanning":[86],"or-for":[87],"intermediate":[89],"iteration":[92],"floorplanning.":[94],"Experimental":[95],"results":[96,110],"prove":[97],"superior":[99],"efficiency":[100],"our":[102,120],"algorithm":[103],"under":[104],"competitive":[105],"consumption.":[107],"Moreover,":[108],"large":[112],"cases":[114],"further":[115],"demonstrate":[116],"scalability":[118]},"counts_by_year":[{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}