{"id":"https://openalex.org/W2082043379","doi":"https://doi.org/10.1109/socc.2010.5784688","title":"Power minimization methodology for VCTL topologies","display_name":"Power minimization methodology for VCTL topologies","publication_year":2010,"publication_date":"2010-09-01","ids":{"openalex":"https://openalex.org/W2082043379","doi":"https://doi.org/10.1109/socc.2010.5784688","mag":"2082043379"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2010.5784688","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2010.5784688","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"23rd IEEE International SOC Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068346602","display_name":"Osman Kubilay Ekekon","orcid":null},"institutions":[{"id":"https://openalex.org/I133738476","display_name":"University of Massachusetts Lowell","ror":"https://ror.org/03hamhx47","country_code":"US","type":"education","lineage":["https://openalex.org/I133738476"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Osman Kubilay Ekekon","raw_affiliation_strings":["University of Massachusetts, Lowell, USA","University of Massachusetts Lowell - USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Massachusetts, Lowell, USA","institution_ids":["https://openalex.org/I133738476"]},{"raw_affiliation_string":"University of Massachusetts Lowell - USA","institution_ids":["https://openalex.org/I133738476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023781176","display_name":"Samed Maltabas","orcid":null},"institutions":[{"id":"https://openalex.org/I133738476","display_name":"University of Massachusetts Lowell","ror":"https://ror.org/03hamhx47","country_code":"US","type":"education","lineage":["https://openalex.org/I133738476"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Samed Maltabas","raw_affiliation_strings":["University of Massachusetts, Lowell, USA","University of Massachusetts Lowell - USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Massachusetts, Lowell, USA","institution_ids":["https://openalex.org/I133738476"]},{"raw_affiliation_string":"University of Massachusetts Lowell - USA","institution_ids":["https://openalex.org/I133738476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062664944","display_name":"Martin Margala","orcid":"https://orcid.org/0000-0002-0034-0369"},"institutions":[{"id":"https://openalex.org/I133738476","display_name":"University of Massachusetts Lowell","ror":"https://ror.org/03hamhx47","country_code":"US","type":"education","lineage":["https://openalex.org/I133738476"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Martin Margala","raw_affiliation_strings":["University of Massachusetts, Lowell, USA","University of Massachusetts Lowell - USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Massachusetts, Lowell, USA","institution_ids":["https://openalex.org/I133738476"]},{"raw_affiliation_string":"University of Massachusetts Lowell - USA","institution_ids":["https://openalex.org/I133738476"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006630073","display_name":"U. Cilingiroglu","orcid":"https://orcid.org/0000-0003-2989-2041"},"institutions":[{"id":"https://openalex.org/I100072489","display_name":"Yeditepe University","ror":"https://ror.org/025mx2575","country_code":"TR","type":"education","lineage":["https://openalex.org/I100072489"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Ugur Cilingiroglu","raw_affiliation_strings":["Yeditepe University, Turkey","Yeditepe University, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Yeditepe University, Turkey","institution_ids":["https://openalex.org/I100072489"]},{"raw_affiliation_string":"Yeditepe University, USA","institution_ids":["https://openalex.org/I100072489"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4451,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.59626475,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"31","issue":null,"first_page":"330","last_page":"333"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.8536438941955566},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.7266218662261963},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6844730973243713},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.6664673089981079},{"id":"https://openalex.org/keywords/ibm","display_name":"IBM","score":0.6563281416893005},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.6480361819267273},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6129682660102844},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5835234522819519},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5551601648330688},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5403862595558167},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4504861533641815},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3857865631580353},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3545810282230377},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.33963125944137573},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31486159563064575},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.14423570036888123},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.0817335844039917},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.07330763339996338}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.8536438941955566},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.7266218662261963},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6844730973243713},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.6664673089981079},{"id":"https://openalex.org/C70388272","wikidata":"https://www.wikidata.org/wiki/Q5968558","display_name":"IBM","level":2,"score":0.6563281416893005},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.6480361819267273},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6129682660102844},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5835234522819519},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5551601648330688},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5403862595558167},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4504861533641815},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3857865631580353},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3545810282230377},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.33963125944137573},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31486159563064575},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.14423570036888123},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0817335844039917},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.07330763339996338},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2010.5784688","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2010.5784688","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"23rd IEEE International SOC Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7599999904632568,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1534960739","https://openalex.org/W1536641772","https://openalex.org/W1993091105","https://openalex.org/W2099941380","https://openalex.org/W2121182630","https://openalex.org/W2122057705","https://openalex.org/W2151942970","https://openalex.org/W2152142824","https://openalex.org/W2155296713"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2048420745","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W2160067645","https://openalex.org/W2023334077","https://openalex.org/W2005494397","https://openalex.org/W2104885411","https://openalex.org/W2339836056"],"abstract_inverted_index":{"In":[0,14],"this":[1,15],"work,":[2],"power":[3,55,58],"minimization":[4],"method":[5],"for":[6,86],"Varicap":[7],"Threshold":[8],"Logic":[9],"(VcTL)":[10],"implementations":[11],"is":[12,76],"proposed.":[13],"aspect,":[16],"characteristics":[17],"of":[18],"NMOS":[19],"and":[20,27,65],"PMOS":[21],"capacitances":[22],"are":[23,31],"investigated.":[24],"AND-OR":[25,87],"gates":[26],"full":[28],"adder":[29],"(FA)":[30],"selected":[32],"to":[33,71],"prove":[34],"the":[35,48,53],"proposed":[36,49],"methodology":[37,50],"in":[38,60,63,67],"IBM":[39],"65":[40],"nm":[41],"CMOS":[42],"technology.":[43],"It":[44,75],"was":[45],"found":[46],"that":[47,78],"always":[51],"provides":[52,82],"minimum":[54],"with":[56],"48%":[57],"savings":[59],"OR,":[61],"46%":[62],"FA":[64],"9%":[66],"AND":[68],"realizations":[69],"compared":[70],"not":[72],"optimized":[73],"versions.":[74],"shown":[77],"0.8V":[79],"supply":[80],"voltage":[81],"best":[83],"PDP":[84],"results":[85],"topologies.":[88]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}