{"id":"https://openalex.org/W2171173619","doi":"https://doi.org/10.1109/socc.2010.5784653","title":"Process technology and design parameter impact on SRAM Bit-Cell Sleep effectiveness","display_name":"Process technology and design parameter impact on SRAM Bit-Cell Sleep effectiveness","publication_year":2010,"publication_date":"2010-09-01","ids":{"openalex":"https://openalex.org/W2171173619","doi":"https://doi.org/10.1109/socc.2010.5784653","mag":"2171173619"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2010.5784653","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2010.5784653","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"23rd IEEE International SOC Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074706310","display_name":"Guru Shamanna","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Guru Shamanna","raw_affiliation_strings":["Intel Corporation, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026029792","display_name":"Bhunesh Kshatri","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"B.S. Kshatri","raw_affiliation_strings":["Intel Corporation, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071418252","display_name":"R. Gaurav","orcid":"https://orcid.org/0009-0006-8749-3881"},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"R. Gaurav","raw_affiliation_strings":["Intel Corporation, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023985987","display_name":"Y.S. Tew","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Y.S. Tew","raw_affiliation_strings":["Intel Corporation, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013813101","display_name":"Percy Marfatia","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"P. Marfatia","raw_affiliation_strings":["Intel Corporation, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070287835","display_name":"Y. K Raghavendra","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Y. Raghavendra","raw_affiliation_strings":["Intel Corporation, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077018783","display_name":"Vinayak Naik","orcid":"https://orcid.org/0000-0003-3637-2167"},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"V. Naik","raw_affiliation_strings":["Intel Corporation, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5074706310"],"corresponding_institution_ids":["https://openalex.org/I4210146682"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.17751938,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"313","last_page":"316"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.9244869947433472},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5462585687637329},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48388394713401794},{"id":"https://openalex.org/keywords/sleep","display_name":"Sleep (system call)","score":0.4484906792640686},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4414089322090149},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.4388408660888672},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.4239305257797241},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3202360272407532},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2543303966522217},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2535163164138794},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.1909995973110199}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.9244869947433472},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5462585687637329},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48388394713401794},{"id":"https://openalex.org/C2775841894","wikidata":"https://www.wikidata.org/wiki/Q4683692","display_name":"Sleep (system call)","level":2,"score":0.4484906792640686},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4414089322090149},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.4388408660888672},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.4239305257797241},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3202360272407532},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2543303966522217},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2535163164138794},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.1909995973110199},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2010.5784653","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2010.5784653","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"23rd IEEE International SOC Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.47999998927116394}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2000675952","https://openalex.org/W2032681711","https://openalex.org/W2099911327","https://openalex.org/W2126357937","https://openalex.org/W2140219379","https://openalex.org/W4235106764","https://openalex.org/W4256652509","https://openalex.org/W6675375656"],"related_works":["https://openalex.org/W2297319780","https://openalex.org/W2178217057","https://openalex.org/W1972800815","https://openalex.org/W2548830639","https://openalex.org/W2159770326","https://openalex.org/W4252086734","https://openalex.org/W1505038800","https://openalex.org/W2051027227","https://openalex.org/W2358708508","https://openalex.org/W4301258909"],"abstract_inverted_index":{"SRAM":[0,11,21,50,59,91,106],"Bit-Cell":[1],"Sleep":[2],"technique":[3,24],"is":[4,25,79,99],"extensively":[5],"used":[6,100],"in":[7,82,94],"processors":[8],"to":[9,65,72,101],"minimize":[10],"leakage":[12,17],"power.":[13],"However,":[14],"magnitude":[15],"of":[16,38,49,55,88,105],"power":[18],"savings":[19],"from":[20,67],"bit-cell":[22,51,60,107],"sleep":[23,52,61,108],"dependent":[26],"on":[27,47,58],"process":[28,98],"technology":[29],"and":[30,45],"various":[31],"design":[32,39],"parameters.":[33],"This":[34],"paper":[35],"analyzes":[36],"influence":[37],"parameters":[40],"like":[41],"VCCMIN_RET,":[42],"DVS,":[43],"ITD":[44],"NBTI":[46],"effectiveness":[48,104],"scheme.":[53],"Impact":[54],"Process":[56],"Technology":[57],"scheme":[62],"effectiveness,":[63],"due":[64],"transition":[66],"SiO":[68],"<sub":[69],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[70],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sub>":[71],"Hafnium":[73],"based":[74],"High-K":[75,96],"gate":[76],"dielectric":[77],"material":[78],"also":[80],"discussed":[81],"this":[83],"paper.":[84],"Silicon":[85],"measurement":[86],"results":[87],"a":[89],"3MByte":[90],"array":[92],"designed":[93],"32nm":[95],"CMOS":[97],"demonstrate":[102],"diminishing":[103],"technique.":[109]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}