{"id":"https://openalex.org/W1969508899","doi":"https://doi.org/10.1109/socc.2010.5784640","title":"Frequency-independent fast-lock register-controlled DLL with wide-range duty cycle adjuster","display_name":"Frequency-independent fast-lock register-controlled DLL with wide-range duty cycle adjuster","publication_year":2010,"publication_date":"2010-09-01","ids":{"openalex":"https://openalex.org/W1969508899","doi":"https://doi.org/10.1109/socc.2010.5784640","mag":"1969508899"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2010.5784640","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2010.5784640","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"23rd IEEE International SOC Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109247172","display_name":"Dongsuk Shin","orcid":null},"institutions":[{"id":"https://openalex.org/I134353371","display_name":"SK Group (South Korea)","ror":"https://ror.org/03696td91","country_code":"KR","type":"company","lineage":["https://openalex.org/I134353371"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Dongsuk Shin","raw_affiliation_strings":["Graphics Memory Design Team, Hynix Semiconductor, Inc., Icheon, South Korea","Graphics Memory Design Team, Hynix Semiconductor Inc., Icheon, Korea"],"affiliations":[{"raw_affiliation_string":"Graphics Memory Design Team, Hynix Semiconductor, Inc., Icheon, South Korea","institution_ids":["https://openalex.org/I134353371"]},{"raw_affiliation_string":"Graphics Memory Design Team, Hynix Semiconductor Inc., Icheon, Korea","institution_ids":["https://openalex.org/I134353371"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002688568","display_name":"Joohwan Cho","orcid":null},"institutions":[{"id":"https://openalex.org/I134353371","display_name":"SK Group (South Korea)","ror":"https://ror.org/03696td91","country_code":"KR","type":"company","lineage":["https://openalex.org/I134353371"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Joo-Hwan Cho","raw_affiliation_strings":["Graphics Memory Design Team, Hynix Semiconductor, Inc., Icheon, South Korea","Graphics Memory Design Team, Hynix Semiconductor Inc., Icheon, Korea"],"affiliations":[{"raw_affiliation_string":"Graphics Memory Design Team, Hynix Semiconductor, Inc., Icheon, South Korea","institution_ids":["https://openalex.org/I134353371"]},{"raw_affiliation_string":"Graphics Memory Design Team, Hynix Semiconductor Inc., Icheon, Korea","institution_ids":["https://openalex.org/I134353371"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031072628","display_name":"Young-Jung Choi","orcid":null},"institutions":[{"id":"https://openalex.org/I134353371","display_name":"SK Group (South Korea)","ror":"https://ror.org/03696td91","country_code":"KR","type":"company","lineage":["https://openalex.org/I134353371"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Young-Jung Choi","raw_affiliation_strings":["Graphics Memory Design Team, Hynix Semiconductor, Inc., Icheon, South Korea","Graphics Memory Design Team, Hynix Semiconductor Inc., Icheon, Korea"],"affiliations":[{"raw_affiliation_string":"Graphics Memory Design Team, Hynix Semiconductor, Inc., Icheon, South Korea","institution_ids":["https://openalex.org/I134353371"]},{"raw_affiliation_string":"Graphics Memory Design Team, Hynix Semiconductor Inc., Icheon, Korea","institution_ids":["https://openalex.org/I134353371"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042640805","display_name":"Byoung-Tae Chung","orcid":null},"institutions":[{"id":"https://openalex.org/I134353371","display_name":"SK Group (South Korea)","ror":"https://ror.org/03696td91","country_code":"KR","type":"company","lineage":["https://openalex.org/I134353371"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Byoung-Tae Chung","raw_affiliation_strings":["Graphics Memory Design Team, Hynix Semiconductor, Inc., Icheon, South Korea","Graphics Memory Design Team, Hynix Semiconductor Inc., Icheon, Korea"],"affiliations":[{"raw_affiliation_string":"Graphics Memory Design Team, Hynix Semiconductor, Inc., Icheon, South Korea","institution_ids":["https://openalex.org/I134353371"]},{"raw_affiliation_string":"Graphics Memory Design Team, Hynix Semiconductor Inc., Icheon, Korea","institution_ids":["https://openalex.org/I134353371"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5109247172"],"corresponding_institution_ids":["https://openalex.org/I134353371"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.05569663,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"38","issue":null,"first_page":"79","last_page":"82"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.7385072112083435},{"id":"https://openalex.org/keywords/lock","display_name":"Lock (firearm)","score":0.726023256778717},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.660624086856842},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.6311066150665283},{"id":"https://openalex.org/keywords/range","display_name":"Range (aeronautics)","score":0.442434161901474},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4001423716545105},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.36009252071380615},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3232121467590332},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.28610265254974365},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24089056253433228},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.17832854390144348},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16548138856887817},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10232099890708923}],"concepts":[{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.7385072112083435},{"id":"https://openalex.org/C174839445","wikidata":"https://www.wikidata.org/wiki/Q1134386","display_name":"Lock (firearm)","level":2,"score":0.726023256778717},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.660624086856842},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.6311066150665283},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.442434161901474},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4001423716545105},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36009252071380615},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3232121467590332},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.28610265254974365},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24089056253433228},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.17832854390144348},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16548138856887817},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10232099890708923},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2010.5784640","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2010.5784640","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"23rd IEEE International SOC Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8299999833106995}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2018167528","https://openalex.org/W2019230218","https://openalex.org/W2057007249","https://openalex.org/W2160704142","https://openalex.org/W6683316906"],"related_works":["https://openalex.org/W2900105712","https://openalex.org/W2363983170","https://openalex.org/W4385507351","https://openalex.org/W881306924","https://openalex.org/W2558486654","https://openalex.org/W2242290487","https://openalex.org/W2066428821","https://openalex.org/W2144109350","https://openalex.org/W2538145505","https://openalex.org/W1006941039"],"abstract_inverted_index":{"A":[0],"fast-lock":[1,19],"all-digital":[2],"register-controlled":[3],"delay-locked":[4],"loop":[5],"(RCDLL)":[6],"with":[7,32,69,77,92],"wide-range":[8,70],"duty":[9,46,63,71],"cycle":[10,47,64,72],"adjuster":[11,73],"is":[12,102],"presented.":[13],"The":[14,66,97],"architecture":[15],"of":[16,41,49,61,99],"the":[17,22,27,33,45,50,62,100,106],"proposed":[18,67],"RCDLL":[20,68],"uses":[21],"initial":[23,42],"delay":[24,28,36,60],"monitor":[25],"without":[26],"line,":[29],"which":[30],"shares":[31],"register":[34],"controlled":[35],"line":[37],"for":[38],"high":[39],"accuracy":[40],"delay.":[43],"Also,":[44],"corrector":[48],"DLL":[51,101],"has":[52,74],"achieved":[53],"wide":[54],"correction":[55],"range":[56,87],"to":[57,90,105],"a":[58,78,85,93],"small":[59],"adjuster.":[65],"been":[75],"designed":[76],"0.18um":[79],"CMOS":[80],"process":[81],"and":[82],"operates":[83],"over":[84],"frequency":[86],"from":[88],"250MHz":[89],"1.2GHz":[91],"1.8V":[94],"supply":[95],"voltage.":[96],"lock-time":[98],"10cycles":[103],"independent":[104],"input":[107],"frequency.":[108]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}