{"id":"https://openalex.org/W2135855898","doi":"https://doi.org/10.1109/socc.2009.5335674","title":"Automatic generation of memory interfaces","display_name":"Automatic generation of memory interfaces","publication_year":2009,"publication_date":"2009-10-01","ids":{"openalex":"https://openalex.org/W2135855898","doi":"https://doi.org/10.1109/socc.2009.5335674","mag":"2135855898"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2009.5335674","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2009.5335674","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Symposium on System-on-Chip","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091010293","display_name":"David W. Kammler","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"David Kammler","raw_affiliation_strings":["Institute of Integrated Signal Processing Systems, RWTH Aachen University, Aachen, Germany","Institute for Integrated Signal Processing Systems, RWTH Aachen University, 52056 Aachen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Integrated Signal Processing Systems, RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"Institute for Integrated Signal Processing Systems, RWTH Aachen University, 52056 Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062771715","display_name":"Bastian Bauwens","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Bastian Bauwens","raw_affiliation_strings":["Institute of Integrated Signal Processing Systems, RWTH Aachen University, Aachen, Germany","Institute for Integrated Signal Processing Systems, RWTH Aachen University, 52056 Aachen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Integrated Signal Processing Systems, RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"Institute for Integrated Signal Processing Systems, RWTH Aachen University, 52056 Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024094166","display_name":"Ernst Martin Witte","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ernst Martin Witte","raw_affiliation_strings":["Institute of Integrated Signal Processing Systems, RWTH Aachen University, Aachen, Germany","Institute for Integrated Signal Processing Systems, RWTH Aachen University, 52056 Aachen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Integrated Signal Processing Systems, RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"Institute for Integrated Signal Processing Systems, RWTH Aachen University, 52056 Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050903837","display_name":"Gerd Ascheid","orcid":"https://orcid.org/0000-0003-4068-3558"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Gerd Ascheid","raw_affiliation_strings":["Institute of Integrated Signal Processing Systems, RWTH Aachen University, Aachen, Germany","Institute for Integrated Signal Processing Systems, RWTH Aachen University, 52056 Aachen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Integrated Signal Processing Systems, RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"Institute for Integrated Signal Processing Systems, RWTH Aachen University, 52056 Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023470562","display_name":"Rainer Leupers","orcid":"https://orcid.org/0000-0002-6735-3033"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rainer Leupers","raw_affiliation_strings":["Institute of Integrated Signal Processing Systems, RWTH Aachen University, Aachen, Germany","Institute for Integrated Signal Processing Systems, RWTH Aachen University, 52056 Aachen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Integrated Signal Processing Systems, RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"Institute for Integrated Signal Processing Systems, RWTH Aachen University, 52056 Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020992230","display_name":"H. Meyr","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Heinrich Meyr","raw_affiliation_strings":["Institute of Integrated Signal Processing Systems, RWTH Aachen University, Aachen, Germany","Institute for Integrated Signal Processing Systems, RWTH Aachen University, 52056 Aachen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Integrated Signal Processing Systems, RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"Institute for Integrated Signal Processing Systems, RWTH Aachen University, 52056 Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089860351","display_name":"Anupam Chattopadhyay","orcid":"https://orcid.org/0000-0002-8818-6983"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Anupam Chattopadhyay","raw_affiliation_strings":["CoWare India Private Limited, Noida, India","CoWare India Private Ltd. Logix Techno Park, Sector 127, Noida - 201 301, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CoWare India Private Limited, Noida, India","institution_ids":[]},{"raw_affiliation_string":"CoWare India Private Ltd. Logix Techno Park, Sector 127, Noida - 201 301, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1829,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.42380204,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"077","last_page":"082"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8597490787506104},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.74711012840271},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.7076178193092346},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5898049473762512},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5301460027694702},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5091850161552429},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5090448260307312},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4945378005504608},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.49040818214416504},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.4326211214065552},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4169856011867523},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.41267484426498413},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.27450159192085266},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1763370931148529},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1459973156452179}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8597490787506104},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.74711012840271},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.7076178193092346},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5898049473762512},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5301460027694702},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5091850161552429},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5090448260307312},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4945378005504608},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.49040818214416504},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.4326211214065552},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4169856011867523},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.41267484426498413},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.27450159192085266},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1763370931148529},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1459973156452179},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/socc.2009.5335674","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2009.5335674","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Symposium on System-on-Chip","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.723.7566","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.723.7566","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ice.rwth-aachen.de/fileadmin/publications/KammlerSoC09.pdf","raw_type":"text"},{"id":"pmh:oai:publications.rwth-aachen.de:99596","is_oa":false,"landing_page_url":"https://publications.rwth-aachen.de/record/99596","pdf_url":null,"source":{"id":"https://openalex.org/S4306401362","display_name":"RWTH Publications (RWTH Aachen)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I887968799","host_organization_name":"RWTH Aachen University","host_organization_lineage":["https://openalex.org/I887968799"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"SOC 2009 : International Symposium on System-on-Chip 2009 : October 5-7, 2009, Tampere, Finland<br/>International Symposium on System-on-Chip 2009, SOC 2009, Tampere, Finland, 2009-10-05 - 2009-10-07","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.41999998688697815,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W141583583","https://openalex.org/W1554765953","https://openalex.org/W1585971644","https://openalex.org/W1954375898","https://openalex.org/W2002860429","https://openalex.org/W2010074783","https://openalex.org/W2014714034","https://openalex.org/W2091788277","https://openalex.org/W2112537029","https://openalex.org/W2137474858","https://openalex.org/W2140250706","https://openalex.org/W2145484885","https://openalex.org/W2146142440","https://openalex.org/W2152991926","https://openalex.org/W2535175217","https://openalex.org/W4231517789","https://openalex.org/W4234669735","https://openalex.org/W4243288183"],"related_works":["https://openalex.org/W2092181573","https://openalex.org/W2576551918","https://openalex.org/W2056447856","https://openalex.org/W3116777825","https://openalex.org/W2998838928","https://openalex.org/W2783693002","https://openalex.org/W4294611724","https://openalex.org/W3043614744","https://openalex.org/W2105957719","https://openalex.org/W1973069902"],"abstract_inverted_index":{"With":[0],"the":[1,40,72,82,87,106],"growing":[2],"market":[3],"for":[4,18,124],"multi-processor":[5],"system-on-chip":[6],"(MPSoC)":[7],"solutions,":[8],"application-specific":[9],"instruction-set":[10],"processors":[11],"(ASIPs)":[12],"gain":[13],"importance":[14],"as":[15,48,50],"they":[16],"allow":[17],"a":[19,28,58,117],"wide":[20],"tradeoff":[21],"between":[22],"flexibility":[23],"and":[24,120,127],"efficiency":[25],"in":[26],"such":[27],"system.":[29],"Their":[30],"development":[31],"is":[32,113],"aided":[33],"by":[34,115],"architecture":[35,44,60],"description":[36,122],"languages":[37],"(ADLs)":[38],"supporting":[39],"automatic":[41,107],"generation":[42,101,108],"of":[43,74,109],"specific":[45],"tool":[46],"sets":[47],"well":[49],"synthesizable":[51],"register":[52],"transfer":[53],"level":[54],"(RTL)":[55],"implementations":[56,65],"from":[57,102],"single":[59],"model.":[61],"However,":[62],"these":[63],"generated":[64],"have":[66],"to":[67,71,92],"be":[68],"manually":[69],"adapted":[70],"interfaces":[73,126],"dedicated":[75],"memories":[76],"or":[77],"memory":[78,88,110,125],"controllers,":[79],"slowing":[80],"down":[81],"design":[83],"space":[84],"exploration":[85],"regarding":[86],"architecture.":[89],"In":[90],"order":[91],"overcome":[93],"this":[94,96],"drawback,":[95],"work":[97],"extends":[98],"RTL":[99],"code":[100],"ADL":[103],"models":[104],"with":[105],"interfaces.":[111],"This":[112],"accomplished":[114],"introducing":[116],"new":[118],"abstract":[119],"versatile":[121],"format":[123],"their":[128],"timing":[129],"protocols.":[130]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}