{"id":"https://openalex.org/W2130405708","doi":"https://doi.org/10.1109/socc.2009.5335667","title":"Yield-oriented evaluation methodology of network-on-chip routing implementations","display_name":"Yield-oriented evaluation methodology of network-on-chip routing implementations","publication_year":2009,"publication_date":"2009-10-01","ids":{"openalex":"https://openalex.org/W2130405708","doi":"https://doi.org/10.1109/socc.2009.5335667","mag":"2130405708"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2009.5335667","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2009.5335667","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Symposium on System-on-Chip","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109504694","display_name":"S. Rodrigo","orcid":null},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"S. Rodrigo","raw_affiliation_strings":["Parallel Architectures Group, Universidad Polit\u00e9cnica de Valencia, Valencia, Spain","Parallel Architectures Group, Universidad Polit\u00e9cnica de Valencia, Camino de Vera s/n, 46022-Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Parallel Architectures Group, Universidad Polit\u00e9cnica de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"Parallel Architectures Group, Universidad Polit\u00e9cnica de Valencia, Camino de Vera s/n, 46022-Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047492364","display_name":"Carles Hern\u00e1ndez","orcid":"https://orcid.org/0000-0001-5393-3195"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"C. Hernandez","raw_affiliation_strings":["Parallel Architectures Group, Universidad Polit\u00e9cnica de Valencia, Valencia, Spain","Parallel Architectures Group, Universidad Polit\u00e9cnica de Valencia, Camino de Vera s/n, 46022-Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Parallel Architectures Group, Universidad Polit\u00e9cnica de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"Parallel Architectures Group, Universidad Polit\u00e9cnica de Valencia, Camino de Vera s/n, 46022-Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046815809","display_name":"Jos\u00e9 Flich","orcid":"https://orcid.org/0000-0001-8581-6284"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. Flich","raw_affiliation_strings":["Parallel Architectures Group, Universidad Polit\u00e9cnica de Valencia, Valencia, Spain","Parallel Architectures Group, Universidad Polit\u00e9cnica de Valencia, Camino de Vera s/n, 46022-Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Parallel Architectures Group, Universidad Polit\u00e9cnica de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"Parallel Architectures Group, Universidad Polit\u00e9cnica de Valencia, Camino de Vera s/n, 46022-Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050691850","display_name":"Federico Silla","orcid":"https://orcid.org/0000-0002-6435-1200"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"F. Silla","raw_affiliation_strings":["Parallel Architectures Group, Universidad Polit\u00e9cnica de Valencia, Valencia, Spain","Parallel Architectures Group, Universidad Polit\u00e9cnica de Valencia, Camino de Vera s/n, 46022-Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Parallel Architectures Group, Universidad Polit\u00e9cnica de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"Parallel Architectures Group, Universidad Polit\u00e9cnica de Valencia, Camino de Vera s/n, 46022-Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040384183","display_name":"J. Duato","orcid":"https://orcid.org/0000-0002-7785-0607"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. Duato","raw_affiliation_strings":["Parallel Architectures Group, Universidad Polit\u00e9cnica de Valencia, Valencia, Spain","Parallel Architectures Group, Universidad Polit\u00e9cnica de Valencia, Camino de Vera s/n, 46022-Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Parallel Architectures Group, Universidad Polit\u00e9cnica de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"Parallel Architectures Group, Universidad Polit\u00e9cnica de Valencia, Camino de Vera s/n, 46022-Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033660496","display_name":"Simone Medardoni","orcid":null},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"S. Medardoni","raw_affiliation_strings":["ENDIF, University of Ferrara, Ferrara, Italy","ENDIF, University of Ferrara, 44100 Ferrara, Italy"],"affiliations":[{"raw_affiliation_string":"ENDIF, University of Ferrara, Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]},{"raw_affiliation_string":"ENDIF, University of Ferrara, 44100 Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011268330","display_name":"Davide Bertozzi","orcid":"https://orcid.org/0000-0001-7462-4551"},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"D. Bertozzi","raw_affiliation_strings":["ENDIF, University of Ferrara, Ferrara, Italy","ENDIF, University of Ferrara, 44100 Ferrara, Italy"],"affiliations":[{"raw_affiliation_string":"ENDIF, University of Ferrara, Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]},{"raw_affiliation_string":"ENDIF, University of Ferrara, 44100 Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080912583","display_name":"Andr\u00e9s Mej\u0131\u0301a","orcid":"https://orcid.org/0000-0001-7238-6633"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"A. Mejia","raw_affiliation_strings":["Intel Corporation, USA","Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010301919","display_name":"David Dai","orcid":"https://orcid.org/0000-0001-5959-0090"},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"D. Dai","raw_affiliation_strings":["Intel Corporation, USA","Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]}],"institutions":[],"countries_distinct_count":4,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5109504694"],"corresponding_institution_ids":["https://openalex.org/I60053951"],"apc_list":null,"apc_paid":null,"fwci":2.1832,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.88793836,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"100","last_page":"105"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7178138494491577},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.7172608375549316},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7113556861877441},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6992840766906738},{"id":"https://openalex.org/keywords/routing-table","display_name":"Routing table","score":0.6277096271514893},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5380107760429382},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.4991438388824463},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.4697110056877136},{"id":"https://openalex.org/keywords/network-routing","display_name":"Network routing","score":0.4480123519897461},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.43501412868499756},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4123355746269226},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.371412456035614},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35964125394821167},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3565501570701599},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.3011239767074585},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2633036971092224},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.13431739807128906},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.08118662238121033}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7178138494491577},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.7172608375549316},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7113556861877441},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6992840766906738},{"id":"https://openalex.org/C184896649","wikidata":"https://www.wikidata.org/wiki/Q290066","display_name":"Routing table","level":4,"score":0.6277096271514893},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5380107760429382},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.4991438388824463},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.4697110056877136},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.4480123519897461},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.43501412868499756},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4123355746269226},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.371412456035614},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35964125394821167},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3565501570701599},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.3011239767074585},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2633036971092224},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.13431739807128906},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.08118662238121033},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/socc.2009.5335667","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2009.5335667","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Symposium on System-on-Chip","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.unife.it:11392/1378258","is_oa":false,"landing_page_url":"http://hdl.handle.net/11392/1378258","pdf_url":null,"source":{"id":"https://openalex.org/S4306400369","display_name":"Institutional Research Information System University of Ferrara (University of Ferrara)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I201324441","host_organization_name":"University of Ferrara","host_organization_lineage":["https://openalex.org/I201324441"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5099999904632568}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1600358781","https://openalex.org/W2033443176","https://openalex.org/W2067601010","https://openalex.org/W2072828521","https://openalex.org/W2101963262","https://openalex.org/W2117876628","https://openalex.org/W2118015263","https://openalex.org/W2130861573","https://openalex.org/W2136982639","https://openalex.org/W2139593321","https://openalex.org/W2141351878","https://openalex.org/W2144273835","https://openalex.org/W2154597424","https://openalex.org/W3041700000","https://openalex.org/W3140902763","https://openalex.org/W3145922515","https://openalex.org/W3146881645","https://openalex.org/W3147018723","https://openalex.org/W4309981097"],"related_works":["https://openalex.org/W2139584334","https://openalex.org/W2168517869","https://openalex.org/W2155675690","https://openalex.org/W1964677779","https://openalex.org/W2398519252","https://openalex.org/W2129468521","https://openalex.org/W2110346573","https://openalex.org/W2391887037","https://openalex.org/W4280560843","https://openalex.org/W3195862770"],"abstract_inverted_index":{"Network-on-Chip":[0],"technology":[1],"is":[2],"gaining":[3],"wide":[4],"popularity":[5],"for":[6,64],"the":[7,17,30,35,49,83,95,122],"interconnection":[8],"of":[9,13,103,124],"an":[10,112],"increasing":[11],"number":[12],"processor":[14],"cores":[15],"on":[16,126],"same":[18],"silicon":[19],"die.":[20],"However,":[21],"growing":[22],"process":[23,53],"variations":[24,54],"cause":[25],"interconnect":[26],"malfunction":[27],"or":[28],"prevent":[29],"network":[31],"from":[32],"working":[33],"at":[34],"intended":[36],"frequency,":[37],"directly":[38],"impacting":[39],"yield":[40,76],"and":[41,78,106,128],"manufacturing":[42,127],"cost.":[43],"Topology":[44],"agnostic":[45],"routing":[46,66,104,115],"algorithms":[47,67,105],"have":[48],"potential":[50],"to":[51,71,93,120],"tolerate":[52],"without":[55],"degrading":[56],"performance.":[57],"We":[58],"propose":[59],"a":[60],"three":[61],"step":[62],"methodology":[63,89],"evaluating":[65],"in":[68],"their":[69],"ability":[70],"deal":[72],"with":[73],"variability.":[74],"Using":[75],"enhancement":[77],"operation":[79],"speed":[80],"preservation":[81],"as":[82],"criteria,":[84],"we":[85,109],"demonstrate":[86],"how":[87,111],"this":[88],"can":[90,117],"be":[91,118],"used":[92,119],"select":[94],"best":[96],"design":[97],"choice":[98],"among":[99],"several":[100],"plausible":[101],"combinations":[102],"implementations.":[107],"Also,":[108],"show":[110],"efficient":[113],"table-less":[114],"implementation":[116],"minimise":[121],"impact":[123],"variability":[125],"operating":[129],"frequency.":[130]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2026-03-12T08:34:05.389933","created_date":"2016-06-24T00:00:00"}