{"id":"https://openalex.org/W2086278389","doi":"https://doi.org/10.1109/socc.2009.5335663","title":"Pathfinding: A design methodology for fast exploration and optimisation of 3D-stacked integrated circuits","display_name":"Pathfinding: A design methodology for fast exploration and optimisation of 3D-stacked integrated circuits","publication_year":2009,"publication_date":"2009-10-01","ids":{"openalex":"https://openalex.org/W2086278389","doi":"https://doi.org/10.1109/socc.2009.5335663","mag":"2086278389"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2009.5335663","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2009.5335663","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Symposium on System-on-Chip","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056611420","display_name":"Dragomir Milojevic","orcid":"https://orcid.org/0000-0001-5915-5160"},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dragomir Milojevic","raw_affiliation_strings":["BEAMS, CP165/57, ULB, Brussels, Belgium","QUALCOMM, Inc.orporated, San Diego, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"BEAMS, CP165/57, ULB, Brussels, Belgium","institution_ids":[]},{"raw_affiliation_string":"QUALCOMM, Inc.orporated, San Diego, CA, USA","institution_ids":["https://openalex.org/I4210087596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015473688","display_name":"Riko Radojcic","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Riko Radojcic","raw_affiliation_strings":["BEAMS, CP165/57, ULB, Brussels, Belgium","QUALCOMM, Inc.orporated, San Diego, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"BEAMS, CP165/57, ULB, Brussels, Belgium","institution_ids":[]},{"raw_affiliation_string":"QUALCOMM, Inc.orporated, San Diego, CA, USA","institution_ids":["https://openalex.org/I4210087596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027874607","display_name":"R. H. S. Carpenter","orcid":"https://orcid.org/0000-0003-2572-1448"},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Roger Carpenter","raw_affiliation_strings":["IMEC, Leuven, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMEC, Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108406914","display_name":"Pol Marchal","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Pol Marchal","raw_affiliation_strings":["IMEC, Leuven, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMEC, Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"26","issue":null,"first_page":"118","last_page":"123"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.7714043855667114},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7211987376213074},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.6532710194587708},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6472163796424866},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6110197901725769},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.5926426649093628},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.5854508876800537},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5656155347824097},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5450977087020874},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5403293967247009},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5349242687225342},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.4779151380062103},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.4164285659790039},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.377888560295105},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.3662959337234497},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24808740615844727},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15598267316818237}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.7714043855667114},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7211987376213074},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.6532710194587708},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6472163796424866},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6110197901725769},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.5926426649093628},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.5854508876800537},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5656155347824097},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5450977087020874},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5403293967247009},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5349242687225342},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.4779151380062103},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.4164285659790039},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.377888560295105},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.3662959337234497},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24808740615844727},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15598267316818237},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/socc.2009.5335663","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2009.5335663","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Symposium on System-on-Chip","raw_type":"proceedings-article"},{"id":"pmh:oai:dipot.ulb.ac.be:2013/72714","is_oa":false,"landing_page_url":"http://hdl.handle.net/2013/ULB-DIPOT:oai:dipot.ulb.ac.be:2013/72714","pdf_url":null,"source":{"id":"https://openalex.org/S4306401063","display_name":"D\u00e9p\u00f4t institutionnel de l'Universit\u00e9 libre de Bruxelles (Universit\u00e9 Libre de Bruxelles)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I132053463","host_organization_name":"Universit\u00e9 Libre de Bruxelles","host_organization_lineage":["https://openalex.org/I132053463"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"In: System-on-Chip, 2009","raw_type":"info:eu-repo/semantics/conferencePaper"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1974002530","https://openalex.org/W1974237255","https://openalex.org/W1978346157","https://openalex.org/W2009795871","https://openalex.org/W2057259846","https://openalex.org/W2066794932","https://openalex.org/W2088229775","https://openalex.org/W2107398534","https://openalex.org/W2108239118","https://openalex.org/W2111055642","https://openalex.org/W2115240189","https://openalex.org/W2151734895","https://openalex.org/W2155884182","https://openalex.org/W2162803032","https://openalex.org/W4236469416","https://openalex.org/W4253549065","https://openalex.org/W6644616491","https://openalex.org/W6667599205","https://openalex.org/W6676526044"],"related_works":["https://openalex.org/W2092181573","https://openalex.org/W2056447856","https://openalex.org/W2998838928","https://openalex.org/W2783693002","https://openalex.org/W3043614744","https://openalex.org/W2128705133","https://openalex.org/W2576551918","https://openalex.org/W2336368137","https://openalex.org/W4250379102","https://openalex.org/W2292393553"],"abstract_inverted_index":{"This":[0],"paper":[1],"introduces":[2],"new":[3],"design":[4,14,40,46,64,125],"methodology":[5],"and":[6,17,58,70,92,113],"the":[7,74,102,107,110,128,131],"corresponding":[8],"EDA":[9],"tool":[10],"chain":[11],"enabling":[12],"fast":[13],"space":[15],"exploration":[16],"high":[18],"fidelity":[19],"of":[20,109,130],"results":[21],"for":[22,80],"emerging":[23],"heterogeneous":[24],"3D-Stacked":[25],"Integrated":[26],"Circuits.":[27],"The":[28,84],"proposed":[29,75],"framework":[30,76],"allows":[31],"designers":[32],"to":[33],"easily":[34],"trade-off":[35],"between":[36],"different":[37,55,115,119],"system":[38,85],"level":[39],"choices":[41],"(e.g.":[42,48,54],"functional":[43],"partitioning),":[44],"physical":[45],"options":[47,53],"packaging":[49,116],"strategies)":[50],"and/or":[51],"technology":[52,56],"nodes)":[57],"understand":[59],"their":[60],"impact":[61],"on":[62,106],"typical":[63,124],"parameters":[65,126],"such":[66],"as":[67,89],"cost,":[68],"performance":[69],"power.":[71],"We":[72],"demonstrate":[73],"using":[77],"existing":[78],"MPSoC":[79],"video":[81],"coding":[82],"applications.":[83],"is":[86],"virtually":[87],"prototyped":[88],"traditional":[90],"2D":[91],"then":[93],"3D":[94,98,132],"design.":[95],"For":[96,118],"a":[97],"version":[99],"we":[100,122],"place":[101],"off-chip":[103],"DRAM":[104],"memory":[105],"top":[108],"processing":[111],"die,":[112],"consider":[114],"options.":[117],"implementation":[120],"scenarios":[121],"quantify":[123],"showing":[127],"benefits":[129],"integration.":[133]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}