{"id":"https://openalex.org/W2136888333","doi":"https://doi.org/10.1109/socc.2009.5335655","title":"Mapping of the FFT on a reconfigurable architecture targeted to SDR applications","display_name":"Mapping of the FFT on a reconfigurable architecture targeted to SDR applications","publication_year":2009,"publication_date":"2009-10-01","ids":{"openalex":"https://openalex.org/W2136888333","doi":"https://doi.org/10.1109/socc.2009.5335655","mag":"2136888333"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2009.5335655","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2009.5335655","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Symposium on System-on-Chip","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056978552","display_name":"Fabio Garzia","orcid":"https://orcid.org/0000-0003-2597-4429"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Fabio Garzia","raw_affiliation_strings":["Department of Computer Systems, Tampere University of Technology, Tampere, Finland","Department of Computer Systems Tampere University of Technology, Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Systems, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Department of Computer Systems Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049758849","display_name":"Roberto Airoldi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Roberto Airoldi","raw_affiliation_strings":["Department of Computer Systems, Tampere University of Technology, Tampere, Finland","Department of Computer Systems Tampere University of Technology, Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Systems, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Department of Computer Systems Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035297149","display_name":"Jari Nurmi","orcid":"https://orcid.org/0000-0003-2169-4606"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Jari Nurmi","raw_affiliation_strings":["Department of Computer Systems, Tampere University of Technology, Tampere, Finland","Department of Computer Systems Tampere University of Technology, Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Systems, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Department of Computer Systems Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015654935","display_name":"Carmelo Giliberto","orcid":null},"institutions":[{"id":"https://openalex.org/I2738502077","display_name":"Nokia (Finland)","ror":"https://ror.org/04pkc8m17","country_code":"FI","type":"company","lineage":["https://openalex.org/I2738502077"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Carmelo Giliberto","raw_affiliation_strings":["Nokia, Tampere, Finland","Nokia, Tampere, FInland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nokia, Tampere, Finland","institution_ids":["https://openalex.org/I2738502077"]},{"raw_affiliation_string":"Nokia, Tampere, FInland","institution_ids":["https://openalex.org/I2738502077"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5106183100","display_name":"Claudio Brunelli","orcid":null},"institutions":[{"id":"https://openalex.org/I2738502077","display_name":"Nokia (Finland)","ror":"https://ror.org/04pkc8m17","country_code":"FI","type":"company","lineage":["https://openalex.org/I2738502077"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Claudio Brunelli","raw_affiliation_strings":["Nokia, Tampere, Finland","Nokia, Tampere, FInland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nokia, Tampere, Finland","institution_ids":["https://openalex.org/I2738502077"]},{"raw_affiliation_string":"Nokia, Tampere, FInland","institution_ids":["https://openalex.org/I2738502077"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.6809,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.90745647,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"157","last_page":"160"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.8429846167564392},{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.8244979381561279},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7050973773002625},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.689292311668396},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6349802017211914},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5773529410362244},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5437731146812439},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.45737361907958984},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.45466771721839905},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.4162181615829468},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.41372326016426086},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33412015438079834},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.19195866584777832},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.0776207447052002}],"concepts":[{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.8429846167564392},{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.8244979381561279},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7050973773002625},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.689292311668396},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6349802017211914},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5773529410362244},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5437731146812439},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.45737361907958984},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.45466771721839905},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.4162181615829468},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.41372326016426086},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33412015438079834},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19195866584777832},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0776207447052002},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2009.5335655","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2009.5335655","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Symposium on System-on-Chip","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W7324480","https://openalex.org/W201652765","https://openalex.org/W2028519588","https://openalex.org/W2088028932","https://openalex.org/W2104198362","https://openalex.org/W2117099910","https://openalex.org/W2148836727","https://openalex.org/W2153630159","https://openalex.org/W2163442090"],"related_works":["https://openalex.org/W1509155667","https://openalex.org/W2518118925","https://openalex.org/W1485756991","https://openalex.org/W2376218453","https://openalex.org/W1876592433","https://openalex.org/W2031155269","https://openalex.org/W2083269738","https://openalex.org/W2984236338","https://openalex.org/W3208151864","https://openalex.org/W1564576805"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"the":[3,34,46,61,64,72],"implementation":[4],"of":[5,60,74],"a":[6,9,13,17,36,40,75],"FFT":[7,38,51,66],"on":[8,12,27],"system":[10,23],"based":[11],"GP":[14],"core":[15],"and":[16],"reconfigurable":[18],"coarse-grain":[19,62],"accelerator.":[20],"The":[21,49],"entire":[22],"has":[24],"been":[25],"prototyped":[26],"an":[28,57],"Altera":[29],"Stratix":[30],"II":[31],"device.":[32],"On":[33],"prototype":[35],"1024-point":[37,50,65],"gives":[39],"40X":[41],"speed-up":[42],"in":[43,54,69],"comparison":[44],"with":[45],"software":[47],"implementation.":[48,77],"is":[52,67],"executed":[53,68],"400\u03bc\u03b2.":[55],"Considering":[56],"ASIC":[58],"synthesis":[59],"array,":[63],"42\u03bc\u03b2,":[70],"against":[71],"104\u03bc\u03b2":[73],"DSP":[76]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}