{"id":"https://openalex.org/W2025009942","doi":"https://doi.org/10.1109/socc.2008.4641550","title":"Design and verification of complex SoC with configurable, extensible processors","display_name":"Design and verification of complex SoC with configurable, extensible processors","publication_year":2008,"publication_date":"2008-09-01","ids":{"openalex":"https://openalex.org/W2025009942","doi":"https://doi.org/10.1109/socc.2008.4641550","mag":"2025009942"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2008.4641550","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2008.4641550","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International SOC Conference","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002671833","display_name":"Steve Leibson","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Steve Leibson","raw_affiliation_strings":["Tensilica, Inc., Santa Clara, CA","Tensilica, Inc, Santa Clara, CA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tensilica, Inc., Santa Clara, CA","institution_ids":[]},{"raw_affiliation_string":"Tensilica, Inc, Santa Clara, CA#TAB#","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086305302","display_name":"Grant Mart\u00edn","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Grant Martin","raw_affiliation_strings":["Tensilica, Inc., Santa Clara, CA","Tensilica, Inc, Santa Clara, CA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tensilica, Inc., Santa Clara, CA","institution_ids":[]},{"raw_affiliation_string":"Tensilica, Inc, Santa Clara, CA#TAB#","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"385","last_page":"385"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8065407276153564},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6861798763275146},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6404647827148438},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6326829195022583},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.5750523209571838},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5734089612960815},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5185614228248596},{"id":"https://openalex.org/keywords/extensibility","display_name":"Extensibility","score":0.4931895136833191},{"id":"https://openalex.org/keywords/variety","display_name":"Variety (cybernetics)","score":0.4753049314022064},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4682909846305847},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.44309771060943604},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.42577171325683594},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4247782826423645},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24155667424201965},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12286120653152466},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09453222155570984}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8065407276153564},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6861798763275146},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6404647827148438},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6326829195022583},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.5750523209571838},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5734089612960815},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5185614228248596},{"id":"https://openalex.org/C32833848","wikidata":"https://www.wikidata.org/wiki/Q4115054","display_name":"Extensibility","level":2,"score":0.4931895136833191},{"id":"https://openalex.org/C136197465","wikidata":"https://www.wikidata.org/wiki/Q1729295","display_name":"Variety (cybernetics)","level":2,"score":0.4753049314022064},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4682909846305847},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.44309771060943604},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.42577171325683594},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4247782826423645},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24155667424201965},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12286120653152466},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09453222155570984},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2008.4641550","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2008.4641550","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International SOC Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2096820905","https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W1989457680","https://openalex.org/W63276784","https://openalex.org/W3147044877","https://openalex.org/W2016926482","https://openalex.org/W3011978806","https://openalex.org/W4230718388","https://openalex.org/W2117995643"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"given.":[3],"As":[4],"SoCs":[5],"continue":[6],"to":[7,9,22,30,104,113,121],"evolve":[8],"have":[10],"more":[11,13],"and":[12,16,27,35,40,69,94,109,133,139,144],"programmable":[14],"elements":[15],"processors":[17],"on":[18,54],"them,":[19],"the":[20,24,32,77,88,102,105,150],"opportunity":[21],"tune":[23],"processors,":[25],"interconnect":[26,92],"other":[28],"blocks":[29],"match":[31],"intended":[33],"application":[34],"gain":[36],"advantages":[37],"of":[38,58,79,91,107,146],"performance":[39,68],"energy":[41,72],"consumption":[42,73],"is":[43],"one":[44],"that":[45,63],"many":[46],"designers":[47],"are":[48,74],"still":[49],"not":[50],"aware":[51],"of.":[52],"Experience":[53],"a":[55,126],"wide":[56],"variety":[57],"SoC":[59,67,132],"designs":[60],"has":[61],"shown":[62],"significant":[64],"increases":[65],"in":[66,71,134],"reduction":[70],"possible":[75],"through":[76],"use":[78],"tuned":[80],"Application-Specific":[81],"Instruction":[82],"set":[83],"Processors":[84],"(ASIPs),":[85],"along":[86],"with":[87],"right":[89],"choices":[90],"structures":[93],"associated":[95],"hardware":[96],"blocks.":[97],"This":[98],"embedded":[99],"tutorial":[100],"introduces":[101],"audience":[103],"concept":[106],"ASIPs":[108],"uses":[110],"practical":[111],"examples":[112],"illustrate":[114],"how":[115],"ASIP":[116],"architectures":[117],"can":[118],"be":[119],"mapped":[120],"applications.":[122],"It":[123],"also":[124],"covers":[125],"processor-centric":[127],"design":[128],"flow":[129],"for":[130,141],"complex":[131],"particular":[135],"will":[136],"describe":[137],"models":[138],"methodologies":[140],"design,":[142],"simulation":[143],"verification":[145],"these":[147],"devices":[148],"using":[149],"latest":[151],"electronic":[152],"system":[153],"level":[154],"(ESL)":[155],"methods.":[156]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}