{"id":"https://openalex.org/W2111285283","doi":"https://doi.org/10.1109/socc.2008.4641545","title":"An automated design method for chip power distribution","display_name":"An automated design method for chip power distribution","publication_year":2008,"publication_date":"2008-09-01","ids":{"openalex":"https://openalex.org/W2111285283","doi":"https://doi.org/10.1109/socc.2008.4641545","mag":"2111285283"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2008.4641545","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2008.4641545","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International SOC Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061514242","display_name":"Di Phan","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]},{"id":"https://openalex.org/I4210091433","display_name":"Poughkeepsie Public Library District","ror":"https://ror.org/001vaag74","country_code":"US","type":"archive","lineage":["https://openalex.org/I4210091433"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Di Phan","raw_affiliation_strings":["IBM Systems Technology Group, 2455 South Road, Poughkeepsie, NY 12601, USA","IBM Syst. Technol. Group, Poughkeepsie, NY"],"affiliations":[{"raw_affiliation_string":"IBM Systems Technology Group, 2455 South Road, Poughkeepsie, NY 12601, USA","institution_ids":["https://openalex.org/I4210091433"]},{"raw_affiliation_string":"IBM Syst. Technol. Group, Poughkeepsie, NY","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068643777","display_name":"Chris Berry","orcid":"https://orcid.org/0000-0002-5752-3107"},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]},{"id":"https://openalex.org/I4210091433","display_name":"Poughkeepsie Public Library District","ror":"https://ror.org/001vaag74","country_code":"US","type":"archive","lineage":["https://openalex.org/I4210091433"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chris Berry","raw_affiliation_strings":["IBM Systems Technology Group, 2455 South Road, Poughkeepsie, NY 12601, USA","IBM Syst. Technol. Group, Poughkeepsie, NY"],"affiliations":[{"raw_affiliation_string":"IBM Systems Technology Group, 2455 South Road, Poughkeepsie, NY 12601, USA","institution_ids":["https://openalex.org/I4210091433"]},{"raw_affiliation_string":"IBM Syst. Technol. Group, Poughkeepsie, NY","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001131663","display_name":"Frank Malgioglio","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]},{"id":"https://openalex.org/I4210091433","display_name":"Poughkeepsie Public Library District","ror":"https://ror.org/001vaag74","country_code":"US","type":"archive","lineage":["https://openalex.org/I4210091433"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Frank Malgioglio","raw_affiliation_strings":["IBM Systems Technology Group, 2455 South Road, Poughkeepsie, NY 12601, USA","IBM Syst. Technol. Group, Poughkeepsie, NY"],"affiliations":[{"raw_affiliation_string":"IBM Systems Technology Group, 2455 South Road, Poughkeepsie, NY 12601, USA","institution_ids":["https://openalex.org/I4210091433"]},{"raw_affiliation_string":"IBM Syst. Technol. Group, Poughkeepsie, NY","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042666093","display_name":"Alan Wagstaff","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]},{"id":"https://openalex.org/I4210091433","display_name":"Poughkeepsie Public Library District","ror":"https://ror.org/001vaag74","country_code":"US","type":"archive","lineage":["https://openalex.org/I4210091433"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alan Wagstaff","raw_affiliation_strings":["IBM Systems Technology Group, 2455 South Road, Poughkeepsie, NY 12601, USA","IBM Syst. Technol. Group, Poughkeepsie, NY"],"affiliations":[{"raw_affiliation_string":"IBM Systems Technology Group, 2455 South Road, Poughkeepsie, NY 12601, USA","institution_ids":["https://openalex.org/I4210091433"]},{"raw_affiliation_string":"IBM Syst. Technol. Group, Poughkeepsie, NY","institution_ids":["https://openalex.org/I1341412227"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5061514242"],"corresponding_institution_ids":["https://openalex.org/I1341412227","https://openalex.org/I4210091433"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.132073,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"361","last_page":"364"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.7177767753601074},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7124424576759338},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5887323617935181},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5349385142326355},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5149767994880676},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5077496767044067},{"id":"https://openalex.org/keywords/power-grid","display_name":"Power grid","score":0.4675036370754242},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.46154433488845825},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.4353005886077881},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4258174002170563},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3212801218032837},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.1908608078956604},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08986452221870422},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.0699993371963501}],"concepts":[{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.7177767753601074},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7124424576759338},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5887323617935181},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5349385142326355},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5149767994880676},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5077496767044067},{"id":"https://openalex.org/C2983254600","wikidata":"https://www.wikidata.org/wiki/Q1096907","display_name":"Power grid","level":3,"score":0.4675036370754242},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.46154433488845825},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.4353005886077881},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4258174002170563},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3212801218032837},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.1908608078956604},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08986452221870422},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0699993371963501},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2008.4641545","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2008.4641545","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International SOC Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5899999737739563,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1575732703","https://openalex.org/W2059193309","https://openalex.org/W2095457993","https://openalex.org/W2147848559"],"related_works":["https://openalex.org/W2065289416","https://openalex.org/W2017236304","https://openalex.org/W3004013051","https://openalex.org/W2115579119","https://openalex.org/W2136854845","https://openalex.org/W1929041301","https://openalex.org/W2038859986","https://openalex.org/W2104315811","https://openalex.org/W2142217172","https://openalex.org/W4230312832"],"abstract_inverted_index":{"This":[0],"paper":[1],"reports":[2],"on":[3],"a":[4,17],"highly":[5],"effective":[6],"chip":[7,24],"power":[8,25,33],"grid":[9],"physical":[10],"implementation":[11],"method":[12],"that":[13],"was":[14,28],"applied":[15],"to":[16,30,37],"high-performance":[18],"multi-voltage":[19],"multi-core":[20],"processor.":[21],"The":[22],"complete":[23],"build":[26],"process":[27],"automated":[29],"prevent":[31],"flagrant":[32],"connection":[34],"issues":[35],"and":[36],"provide":[38],"great":[39],"savings":[40],"in":[41],"the":[42],"overall":[43],"design":[44],"cycle.":[45]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}