{"id":"https://openalex.org/W2153210048","doi":"https://doi.org/10.1109/socc.2008.4641529","title":"Reconfiguralbe multimedia accelerator for mobile systems","display_name":"Reconfiguralbe multimedia accelerator for mobile systems","publication_year":2008,"publication_date":"2008-09-01","ids":{"openalex":"https://openalex.org/W2153210048","doi":"https://doi.org/10.1109/socc.2008.4641529","mag":"2153210048"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2008.4641529","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2008.4641529","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International SOC Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108584884","display_name":"Samar Yazdani","orcid":null},"institutions":[{"id":"https://openalex.org/I161929037","display_name":"Universit\u00e9 de Bretagne Occidentale","ror":"https://ror.org/01b8h3982","country_code":"FR","type":"education","lineage":["https://openalex.org/I161929037"]},{"id":"https://openalex.org/I4210123702","display_name":"Laboratoire des Sciences et Techniques de l\u2019Information de la Communication et de la Connaissance","ror":"https://ror.org/0266kfd37","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I180375564","https://openalex.org/I201181511","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I4210123702","https://openalex.org/I4210127572","https://openalex.org/I4210145102","https://openalex.org/I4210145102","https://openalex.org/I4210159245","https://openalex.org/I4412460332"]},{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"S. Yazdani","raw_affiliation_strings":["A&S, Laboratory-STICC CNRS, Universit\u00e9 de Bretagne Occidentale, Brest, France","STMicroelectronics, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"A&S, Laboratory-STICC CNRS, Universit\u00e9 de Bretagne Occidentale, Brest, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I161929037","https://openalex.org/I4210123702"]},{"raw_affiliation_string":"STMicroelectronics, Grenoble, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074952700","display_name":"J. Camborne","orcid":null},"institutions":[{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"J. Camborne","raw_affiliation_strings":["STMicroelectronics, Grenoble"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Grenoble","institution_ids":["https://openalex.org/I131827901"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084978366","display_name":"Bernard Pottier","orcid":"https://orcid.org/0000-0001-7431-0448"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"B. Pottier","raw_affiliation_strings":["STMicroelectronics, Crolles, FR"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Crolles, FR","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5108584884"],"corresponding_institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I161929037","https://openalex.org/I4210104693","https://openalex.org/I4210123702"],"apc_list":null,"apc_paid":null,"fwci":1.0398,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.81762231,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"287","last_page":"290"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/intrinsics","display_name":"Intrinsics","score":0.8121119737625122},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7832058668136597},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.7727063894271851},{"id":"https://openalex.org/keywords/multimedia","display_name":"Multimedia","score":0.5614987015724182},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5567740201950073},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5305246114730835},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40483325719833374},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3742773234844208},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.27510595321655273},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.24456697702407837},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.19333294034004211},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.159508615732193},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.15338262915611267}],"concepts":[{"id":"https://openalex.org/C2908650547","wikidata":"https://www.wikidata.org/wiki/Q20999234","display_name":"Intrinsics","level":2,"score":0.8121119737625122},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7832058668136597},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.7727063894271851},{"id":"https://openalex.org/C49774154","wikidata":"https://www.wikidata.org/wiki/Q131765","display_name":"Multimedia","level":1,"score":0.5614987015724182},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5567740201950073},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5305246114730835},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40483325719833374},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3742773234844208},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.27510595321655273},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.24456697702407837},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.19333294034004211},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.159508615732193},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.15338262915611267}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2008.4641529","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2008.4641529","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International SOC Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1988382818","https://openalex.org/W2025787141","https://openalex.org/W2037743346","https://openalex.org/W2039696740","https://openalex.org/W2080780071","https://openalex.org/W2081040934","https://openalex.org/W2117105306","https://openalex.org/W2123412205","https://openalex.org/W2133361919","https://openalex.org/W2152609355","https://openalex.org/W2155233826","https://openalex.org/W2158069650","https://openalex.org/W2622728018","https://openalex.org/W3012564863","https://openalex.org/W4254944975"],"related_works":["https://openalex.org/W1987577928","https://openalex.org/W4387784774","https://openalex.org/W52997880","https://openalex.org/W2499900256","https://openalex.org/W199152256","https://openalex.org/W4311252263","https://openalex.org/W2949166008","https://openalex.org/W2035047744","https://openalex.org/W354384315","https://openalex.org/W4255428424"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"a":[5,49],"reconfigurable":[6],"multimedia":[7,38],"accelerator":[8],"(RMA)":[9],"weakly":[10],"coupled":[11],"to":[12,24],"an":[13],"application":[14],"processor.":[15],"RMA":[16,40],"relies":[17],"on":[18],"explicit":[19],"multithreading":[20],"and":[21,31,46],"streaming":[22],"intrinsics":[23],"mitigate":[25],"the":[26],"effects":[27],"of":[28,52],"memory":[29],"latency":[30],"efficient":[32],"bandwidth":[33],"requirements":[34],"dictated":[35],"by":[36],"modern":[37],"applications.":[39],"is":[41],"designed":[42],"in":[43],"65":[44],"nm":[45],"operates":[47],"at":[48],"working":[50],"frequency":[51],"200":[53],"MHz.":[54]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}