{"id":"https://openalex.org/W2127734757","doi":"https://doi.org/10.1109/socc.2008.4641520","title":"A subthreshold single ended I/O SRAM cell design for nanometer CMOS technologies","display_name":"A subthreshold single ended I/O SRAM cell design for nanometer CMOS technologies","publication_year":2008,"publication_date":"2008-09-01","ids":{"openalex":"https://openalex.org/W2127734757","doi":"https://doi.org/10.1109/socc.2008.4641520","mag":"2127734757"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2008.4641520","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2008.4641520","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International SOC Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043774561","display_name":"Jawar Singh","orcid":"https://orcid.org/0000-0002-6351-9884"},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Jawar Singh","raw_affiliation_strings":["Department of Computer Science, University of Bristol, UK"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Bristol, UK","institution_ids":["https://openalex.org/I36234482"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081683515","display_name":"Jimson Mathew","orcid":"https://orcid.org/0000-0001-8247-9040"},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Jimson Mathew","raw_affiliation_strings":["Department of Computer Science, University of Bristol, UK"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Bristol, UK","institution_ids":["https://openalex.org/I36234482"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113458314","display_name":"Dhiraj K. Pradhan","orcid":null},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Dhiraj K. Pradhan","raw_affiliation_strings":["Department of Computer Science, University of Bristol, UK"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Bristol, UK","institution_ids":["https://openalex.org/I36234482"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070359867","display_name":"Saraju P. Mohanty","orcid":"https://orcid.org/0000-0003-2959-6541"},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]},{"id":"https://openalex.org/I123534392","display_name":"University of North Texas","ror":"https://ror.org/00v97ad02","country_code":"US","type":"education","lineage":["https://openalex.org/I123534392"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"Saraju P. Mohanty","raw_affiliation_strings":["Department of Computer Science and Engineering, University of North Texas, USA","Department of Computer Science, University of Bristol, UK"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of North Texas, USA","institution_ids":["https://openalex.org/I123534392"]},{"raw_affiliation_string":"Department of Computer Science, University of Bristol, UK","institution_ids":["https://openalex.org/I36234482"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5043774561"],"corresponding_institution_ids":["https://openalex.org/I36234482"],"apc_list":null,"apc_paid":null,"fwci":2.9965,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.91232003,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"243","last_page":"246"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.8112783432006836},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7861652970314026},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.7530406713485718},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6978470683097839},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6017727255821228},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.5807921290397644},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5490017533302307},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5313292741775513},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4874444305896759},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.4699297845363617},{"id":"https://openalex.org/keywords/low-voltage","display_name":"Low voltage","score":0.4360004663467407},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41666823625564575},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.36093199253082275},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2182670533657074},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.21412503719329834}],"concepts":[{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.8112783432006836},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7861652970314026},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.7530406713485718},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6978470683097839},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6017727255821228},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.5807921290397644},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5490017533302307},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5313292741775513},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4874444305896759},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.4699297845363617},{"id":"https://openalex.org/C128624480","wikidata":"https://www.wikidata.org/wiki/Q1504817","display_name":"Low voltage","level":3,"score":0.4360004663467407},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41666823625564575},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.36093199253082275},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2182670533657074},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21412503719329834}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2008.4641520","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2008.4641520","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International SOC Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8700000047683716,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1491082069","https://openalex.org/W1496316476","https://openalex.org/W1549072435","https://openalex.org/W1753784006","https://openalex.org/W2000410358","https://openalex.org/W2002612140","https://openalex.org/W2067168777","https://openalex.org/W2144289559","https://openalex.org/W2155153274","https://openalex.org/W2168101540","https://openalex.org/W2738467824","https://openalex.org/W6629261333"],"related_works":["https://openalex.org/W2117824263","https://openalex.org/W2134421493","https://openalex.org/W2119312496","https://openalex.org/W4247460323","https://openalex.org/W2537086382","https://openalex.org/W2107909712","https://openalex.org/W2153162275","https://openalex.org/W2079259690","https://openalex.org/W2108986771","https://openalex.org/W2310488720"],"abstract_inverted_index":{"Lowering":[0],"supply":[1,101],"voltage":[2,75],"is":[3,117],"an":[4,64],"effective":[5],"technique":[6],"for":[7,66],"power":[8],"reduction":[9],"in":[10,23,33,73,120],"memory":[11,15,59],"design,":[12,86],"however":[13,129],"traditional":[14],"cell":[16,38,61,82,85,89],"design":[17],"fails":[18],"to":[19,30,41,78,124],"operate,":[20],"as":[21,63],"shown":[22],"[3],":[24],"[10],":[25],"at":[26,99],"ultra-low":[27,74],"voltages.":[28],"Therefore,":[29],"operate":[31],"cells":[32],"the":[34,87,104,125,130,139],"subthreshold":[35],"regime,":[36],"new":[37],"structures":[39],"needs":[40],"be":[42],"explored.":[43],"Towards":[44],"this,":[45],"we":[46],"present":[47],"a":[48],"single-ended":[49],"I/O":[50],"(SEIO)":[51],"bit-line":[52],"latch":[53],"style":[54],"7-transistor":[55],"static":[56],"random":[57],"access":[58],"(SRAM)":[60],"(7T-LSRAM)":[62],"alternative":[65],"nanometer":[67],"CMOS":[68],"technology":[69],"which":[70],"can":[71],"function":[72],"regime.":[76],"Compared":[77],"existing":[79],"6-transistor":[80],"(6T)":[81],"or":[83],"10-transistor":[84],"proposed":[88],"has":[90,106],"2X":[91],"improved":[92,107,131],"read":[93],"stability":[94],"and":[95,133],"36%":[96],"better":[97],"write-ability":[98],"lower":[100],"voltage.":[102],"Furthermore,":[103],"7T-LSRAM":[105],"process":[108,134],"variation":[109,135],"tolerance.":[110],"The":[111],"area":[112,121],"analysis":[113],"shows":[114],"that":[115],"there":[116],"18%":[118],"increase":[119],"penalty":[122],"compared":[123],"standard":[126],"6T":[127],"cell,":[128],"performance":[132],"tolerance":[136],"could":[137],"justify":[138],"overhead.":[140]},"counts_by_year":[{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}