{"id":"https://openalex.org/W1988239039","doi":"https://doi.org/10.1109/socc.2008.4641510","title":"A novel 5.46 mW H.264/AVC video stream parser IC","display_name":"A novel 5.46 mW H.264/AVC video stream parser IC","publication_year":2008,"publication_date":"2008-09-01","ids":{"openalex":"https://openalex.org/W1988239039","doi":"https://doi.org/10.1109/socc.2008.4641510","mag":"1988239039"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2008.4641510","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2008.4641510","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International SOC Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026286896","display_name":"Michelle Brown","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Michelle Brown","raw_affiliation_strings":["Intel Corporation, Fort Collins CO 80528, USA","Intel Corp., Fort Collins, CO"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Fort Collins CO 80528, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Fort Collins, CO","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111916590","display_name":"Kenneth Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I155173764","display_name":"Rochester Institute of Technology","ror":"https://ror.org/00v4yb702","country_code":"US","type":"education","lineage":["https://openalex.org/I155173764"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kenneth W. Hsu","raw_affiliation_strings":["Rochester Institute of Technology, NY 14623, USA","Rochester institute of Technology, Rochester, NY"],"affiliations":[{"raw_affiliation_string":"Rochester Institute of Technology, NY 14623, USA","institution_ids":["https://openalex.org/I155173764"]},{"raw_affiliation_string":"Rochester institute of Technology, Rochester, NY","institution_ids":["https://openalex.org/I155173764"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5026286896"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.3733,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.59171322,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"197","last_page":"200"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11165","display_name":"Image and Video Quality Assessment","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9836999773979187,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.8144369125366211},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7761540412902832},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7745387554168701},{"id":"https://openalex.org/keywords/parsing","display_name":"Parsing","score":0.7124854326248169},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.5376608967781067},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5185202360153198},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4557788074016571},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4148625135421753},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37347495555877686},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33986979722976685},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.1610361933708191},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11956533789634705},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.09234589338302612},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08585411310195923},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.05443960428237915}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.8144369125366211},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7761540412902832},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7745387554168701},{"id":"https://openalex.org/C186644900","wikidata":"https://www.wikidata.org/wiki/Q194152","display_name":"Parsing","level":2,"score":0.7124854326248169},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.5376608967781067},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5185202360153198},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4557788074016571},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4148625135421753},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37347495555877686},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33986979722976685},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.1610361933708191},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11956533789634705},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.09234589338302612},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08585411310195923},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.05443960428237915}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2008.4641510","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2008.4641510","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International SOC Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.44999998807907104,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1546062974","https://openalex.org/W2128982646","https://openalex.org/W2160073397","https://openalex.org/W2322814511","https://openalex.org/W6632719574"],"related_works":["https://openalex.org/W4319430423","https://openalex.org/W4390224957","https://openalex.org/W4323831234","https://openalex.org/W2544043553","https://openalex.org/W4311839959","https://openalex.org/W1982685694","https://openalex.org/W49599899","https://openalex.org/W3217774925","https://openalex.org/W2121309702","https://openalex.org/W2009741039"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,18,24,30,51],"5.46":[4],"mW":[5],"H.264/AVC":[6],"Video":[7],"Stream":[8],"Parser":[9],"implemented":[10],"in":[11,54,59],"65":[12,25],"nm.":[13],"The":[14],"differences":[15],"between":[16],"targeting":[17],"video":[19],"stream":[20],"parser":[21],"architecture":[22],"for":[23],"nm":[26],"CMOS":[27],"ASIC":[28,39],"and":[29,44,56],"Virtex":[31],"5":[32],"FPGA":[33],"are":[34],"also":[35],"compared.":[36],"Overall,":[37],"the":[38],"implementations":[40],"showed":[41],"higher":[42],"performance":[43,55],"lower":[45],"area":[46],"than":[47],"an":[48],"FPGA,":[49],"with":[50],"60%":[52],"increase":[53],"6x":[57],"decrease":[58],"area.":[60]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}