{"id":"https://openalex.org/W2116084431","doi":"https://doi.org/10.1109/socc.2008.4641505","title":"A robust ultra-low power asynchronous FIFO memory with self-adaptive power control","display_name":"A robust ultra-low power asynchronous FIFO memory with self-adaptive power control","publication_year":2008,"publication_date":"2008-09-01","ids":{"openalex":"https://openalex.org/W2116084431","doi":"https://doi.org/10.1109/socc.2008.4641505","mag":"2116084431"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2008.4641505","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2008.4641505","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International SOC Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000209674","display_name":"Mu-Tien Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Mu-Tien Chang","raw_affiliation_strings":["Department of Electronics Engineering & Institute of Electronics, and Microelectronics and Information Systems Research Center, National Chiao Tung University, Hsinchu, Taiwan","Dept. of Electron. Eng. & Inst. of Electron., Nat. Chiao-Tung Univ., Hsinchu"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics, and Microelectronics and Information Systems Research Center, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Dept. of Electron. Eng. & Inst. of Electron., Nat. Chiao-Tung Univ., Hsinchu","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066525875","display_name":"Po-Tsang Huang","orcid":"https://orcid.org/0000-0001-8679-2755"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Po-Tsang Huang","raw_affiliation_strings":["Department of Electronics Engineering & Institute of Electronics, and Microelectronics and Information Systems Research Center, National Chiao Tung University, Hsinchu, Taiwan","Dept. of Electron. Eng. & Inst. of Electron., Nat. Chiao-Tung Univ., Hsinchu"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics, and Microelectronics and Information Systems Research Center, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Dept. of Electron. Eng. & Inst. of Electron., Nat. Chiao-Tung Univ., Hsinchu","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111568152","display_name":"Wei Hwang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei Hwang","raw_affiliation_strings":["Department of Electronics Engineering & Institute of Electronics, and Microelectronics and Information Systems Research Center, National Chiao Tung University, Hsinchu, Taiwan","Dept. of Electron. Eng. & Inst. of Electron., Nat. Chiao-Tung Univ., Hsinchu"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics, and Microelectronics and Information Systems Research Center, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Dept. of Electron. Eng. & Inst. of Electron., Nat. Chiao-Tung Univ., Hsinchu","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"175","last_page":"178"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9922999739646912,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fifo","display_name":"FIFO (computing and electronics)","score":0.7976818084716797},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7032394409179688},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.6726301908493042},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.5989505648612976},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5788827538490295},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.5460517406463623},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5418691039085388},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.471431165933609},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.46157774329185486},{"id":"https://openalex.org/keywords/power-domains","display_name":"Power domains","score":0.4402655065059662},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.43919456005096436},{"id":"https://openalex.org/keywords/reading","display_name":"Reading (process)","score":0.4171467423439026},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.396954745054245},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3821070194244385},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.29372984170913696},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24304521083831787},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.22980669140815735},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18174275755882263},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.11538133025169373},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.09381142258644104}],"concepts":[{"id":"https://openalex.org/C2777145635","wikidata":"https://www.wikidata.org/wiki/Q515636","display_name":"FIFO (computing and electronics)","level":2,"score":0.7976818084716797},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7032394409179688},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.6726301908493042},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.5989505648612976},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5788827538490295},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.5460517406463623},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5418691039085388},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.471431165933609},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.46157774329185486},{"id":"https://openalex.org/C16021271","wikidata":"https://www.wikidata.org/wiki/Q17152552","display_name":"Power domains","level":3,"score":0.4402655065059662},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.43919456005096436},{"id":"https://openalex.org/C554936623","wikidata":"https://www.wikidata.org/wiki/Q199657","display_name":"Reading (process)","level":2,"score":0.4171467423439026},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.396954745054245},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3821070194244385},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29372984170913696},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24304521083831787},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.22980669140815735},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18174275755882263},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11538133025169373},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.09381142258644104},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2008.4641505","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2008.4641505","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International SOC Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8199999928474426,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1753784006","https://openalex.org/W2002038549","https://openalex.org/W2014980610","https://openalex.org/W2017195664","https://openalex.org/W2149247174","https://openalex.org/W2166781158","https://openalex.org/W6650729477","https://openalex.org/W6654090647","https://openalex.org/W6654702436"],"related_works":["https://openalex.org/W2149069958","https://openalex.org/W4247771894","https://openalex.org/W2008637670","https://openalex.org/W2004834197","https://openalex.org/W2404323568","https://openalex.org/W4378175625","https://openalex.org/W4255392205","https://openalex.org/W3005731895","https://openalex.org/W2143954265","https://openalex.org/W2116084431"],"abstract_inverted_index":{"First-in":[0],"first-out":[1],"(FIFO)":[2],"memories":[3],"are":[4],"widely":[5],"used":[6],"in":[7,87],"SoC":[8],"for":[9],"data":[10],"buffering":[11],"and":[12,31,104],"flow":[13],"control.":[14],"In":[15],"this":[16],"paper,":[17],"a":[18],"robust":[19],"ultra-low":[20,63],"power":[21,29,33,37,77,98],"asynchronous":[22],"FIFO":[23,40,57],"memory":[24,41,58],"is":[25,43,85],"proposed.":[26],"With":[27],"self-adaptive":[28],"control":[30],"complementary":[32],"gating":[34],"techniques,":[35],"leakage":[36],"of":[38],"the":[39,47,56,70],"array":[42],"minimized.":[44],"Moreover,":[45],"with":[46,96],"proposed":[48,71,83],"dual-V":[49],"<inf":[50],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[51],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">T</inf>":[52],"7T":[53],"SRAM":[54],"cell,":[55],"has":[59,73],"improved":[60],"stability":[61],"under":[62,92],"voltage":[64],"supply.":[65],"Simulation":[66],"results":[67],"show":[68],"that":[69],"scheme":[72,84],"16%":[74],"to":[75],"94%":[76],"reduction":[78],"over":[79],"conventional":[80],"designs.":[81],"The":[82],"implemented":[86],"UMC":[88],"90nm":[89],"CMOS":[90],"technology":[91],"0.5V":[93],"supply":[94],"voltage,":[95],"1.39uW":[97],"consumption":[99],"at":[100],"5MHz":[101],"reading":[102],"frequency":[103],"200kHz":[105],"writing":[106],"frequency.":[107]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}