{"id":"https://openalex.org/W2133584003","doi":"https://doi.org/10.1109/socc.2007.4545465","title":"Using power gating techniques in area-array SoC floorplan design","display_name":"Using power gating techniques in area-array SoC floorplan design","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2133584003","doi":"https://doi.org/10.1109/socc.2007.4545465","mag":"2133584003"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2007.4545465","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2007.4545465","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International SOC Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102153641","display_name":"Chi-Yi Yeh","orcid":null},"institutions":[{"id":"https://openalex.org/I4210129518","display_name":"Sitronix Technology (Taiwan)","ror":"https://ror.org/036kzqv28","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210129518"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chi-Yi Yeh","raw_affiliation_strings":["Hsinchu Science-Based Industrial Park, Syntronix Corporation, Hsinchu, Taiwan","Syntronix Corporation, Hsinchu Science-Based Industrial Park, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hsinchu Science-Based Industrial Park, Syntronix Corporation, Hsinchu, Taiwan","institution_ids":[]},{"raw_affiliation_string":"Syntronix Corporation, Hsinchu Science-Based Industrial Park, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210129518"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021615416","display_name":"Hung-Ming Chen","orcid":"https://orcid.org/0000-0001-8173-3131"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hung-Ming Chen","raw_affiliation_strings":["Department of EE and SoC Research Center, National Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EE and SoC Research Center, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069617930","display_name":"Lida Huang","orcid":"https://orcid.org/0000-0002-2663-6221"},"institutions":[{"id":"https://openalex.org/I4210126997","display_name":"Software and Engineering Associates (United States)","ror":"https://ror.org/03qt0ma29","country_code":"US","type":"company","lineage":["https://openalex.org/I4210126997"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Li-Da Huang","raw_affiliation_strings":["Magma Design-Automation, Inc., Austin, TX, USA","Magma Design Automation Inc., Austin, TX 78759, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Magma Design-Automation, Inc., Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":"Magma Design Automation Inc., Austin, TX 78759, USA","institution_ids":["https://openalex.org/I4210126997"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5097884391","display_name":"Wei-Ting Wei","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei-Ting Wei","raw_affiliation_strings":["Department of EE and SoC Research Center, National Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EE and SoC Research Center, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004698571","display_name":"Chao-Hung Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chao-Hung Lu","raw_affiliation_strings":["Department of EE, National Central University, Taoyuan, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EE, National Central University, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052798292","display_name":"Chien\u2010Nan Jimmy Liu","orcid":"https://orcid.org/0000-0002-4907-898X"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chien-Nan Liu","raw_affiliation_strings":["Department of EE, National Central University, Taoyuan, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EE, National Central University, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.24587515,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"233","last_page":"236"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.9569399952888489},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.8870662450790405},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.561909556388855},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5246339440345764},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5006330013275146},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4532542824745178},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4381784498691559},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4194461405277252},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.41810885071754456},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.38629013299942017},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.3716890215873718},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3525465130805969},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.34313708543777466},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.25007522106170654},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.18139201402664185}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.9569399952888489},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.8870662450790405},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.561909556388855},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5246339440345764},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5006330013275146},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4532542824745178},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4381784498691559},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4194461405277252},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.41810885071754456},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.38629013299942017},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3716890215873718},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3525465130805969},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.34313708543777466},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.25007522106170654},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.18139201402664185},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2007.4545465","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2007.4545465","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International SOC Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","score":0.49000000953674316,"display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1987148009","https://openalex.org/W1994024702","https://openalex.org/W2005209283","https://openalex.org/W2010236192","https://openalex.org/W2024060531","https://openalex.org/W2027006313","https://openalex.org/W2028944225","https://openalex.org/W2086839192","https://openalex.org/W2099911327","https://openalex.org/W2100740271","https://openalex.org/W2103079441","https://openalex.org/W2105743938","https://openalex.org/W2131979475","https://openalex.org/W2138099459","https://openalex.org/W2144473140","https://openalex.org/W2154718265","https://openalex.org/W2165282240","https://openalex.org/W2168078563","https://openalex.org/W2172661603","https://openalex.org/W4250504068","https://openalex.org/W6648973609"],"related_works":["https://openalex.org/W2115502122","https://openalex.org/W4249576260","https://openalex.org/W4388721364","https://openalex.org/W2353155791","https://openalex.org/W2942050196","https://openalex.org/W2144917103","https://openalex.org/W2138401961","https://openalex.org/W4321510758","https://openalex.org/W1953929790","https://openalex.org/W4244696039"],"abstract_inverted_index":{"Low":[0],"power":[1,8,13,42,66,78,114,139],"demand":[2],"drives":[3],"the":[4,18,34,77],"development":[5],"of":[6,17,33],"lower":[7,138],"design":[9,59,70,85],"architectures,":[10],"among":[11],"which":[12,108],"gating":[14,79],"is":[15,29,46,73],"one":[16],"state-of-the-art":[19],"techniques":[20,80],"to":[21,62,75,92,112],"achieve":[22],"low":[23],"power.":[24,104],"MTCMOS":[25,96],"(or":[26],"sleep":[27,116,145],"transistor)":[28],"applied":[30],"when":[31],"some":[32],"blocks":[35],"can":[36,136],"be":[37],"switched":[38],"off":[39],"without":[40],"leakage":[41,103],"dissipation.":[43],"This":[44,87,105],"technique":[45],"widely":[47],"used":[48,55],"in":[49,56,65,81,97,148],"circuit":[50],"level":[51,58],"design,":[52],"but":[53],"hardly":[54],"higher":[57],"stage.":[60,86],"Due":[61],"early":[63,82],"planning":[64],"delivery":[67],"for":[68,123],"area-array":[69,149],"style,":[71],"it":[72],"necessary":[74],"consider":[76],"SoC":[83,98],"physical":[84],"paper":[88],"presents":[89],"a":[90],"framework":[91],"insert":[93],"coarse":[94],"grain":[95],"floorplanning":[99],"stage,":[100],"saving":[101],"mainly":[102],"work":[106],"decides":[107],"modules":[109],"have":[110],"chance":[111],"save":[113],"by":[115],"transistors":[117],"insertion,":[118],"and":[119,135],"reserves":[120],"enough":[121],"area":[122],"them":[124],"during":[125],"floorplanning.":[126],"The":[127],"results":[128],"show":[129],"that":[130],"our":[131],"approach":[132],"works":[133],"well":[134],"obtain":[137],"floorplans":[140],"with":[141],"supply":[142],"noise":[143],"aware":[144],"transistor":[146],"insertion":[147],"architecture.":[150]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}