{"id":"https://openalex.org/W2046292832","doi":"https://doi.org/10.1109/socc.2007.4545445","title":"Design of ultra low power CML MUXs and latches with forward body bias","display_name":"Design of ultra low power CML MUXs and latches with forward body bias","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2046292832","doi":"https://doi.org/10.1109/socc.2007.4545445","mag":"2046292832"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2007.4545445","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2007.4545445","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International SOC Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113604833","display_name":"Hsiang-Ju Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hsiang-Ju Hsu","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Department of Electrical Engineering, National Tsing Hua University Hsinchu, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102810370","display_name":"Ching-Te Chiu","orcid":"https://orcid.org/0000-0002-8396-2883"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ching-Te Chiu","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Department of Electrical Engineering, National Tsing Hua University Hsinchu, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110705417","display_name":"Yarsun Hsu","orcid":"https://orcid.org/0009-0006-5434-6498"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yarsun Hsu","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Department of Electrical Engineering, National Tsing Hua University Hsinchu, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"141","last_page":"144"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/swing","display_name":"Swing","score":0.6480312347412109},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.6018908619880676},{"id":"https://openalex.org/keywords/differential","display_name":"Differential (mechanical device)","score":0.600059986114502},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.5879400968551636},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.543714702129364},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4950076937675476},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4716595411300659},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.46661797165870667},{"id":"https://openalex.org/keywords/power-analysis","display_name":"Power analysis","score":0.42942142486572266},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40451663732528687},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3570675551891327},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3513280153274536},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3404079079627991},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24514147639274597},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.21652460098266602},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2104235589504242},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11642944812774658}],"concepts":[{"id":"https://openalex.org/C65655974","wikidata":"https://www.wikidata.org/wiki/Q14867674","display_name":"Swing","level":2,"score":0.6480312347412109},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.6018908619880676},{"id":"https://openalex.org/C93226319","wikidata":"https://www.wikidata.org/wiki/Q193137","display_name":"Differential (mechanical device)","level":2,"score":0.600059986114502},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.5879400968551636},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.543714702129364},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4950076937675476},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4716595411300659},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.46661797165870667},{"id":"https://openalex.org/C71743495","wikidata":"https://www.wikidata.org/wiki/Q2845210","display_name":"Power analysis","level":3,"score":0.42942142486572266},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40451663732528687},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3570675551891327},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3513280153274536},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3404079079627991},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24514147639274597},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.21652460098266602},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2104235589504242},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11642944812774658},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2007.4545445","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2007.4545445","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International SOC Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6899999976158142,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1997433601","https://openalex.org/W2119836271","https://openalex.org/W2134152944","https://openalex.org/W6679616183"],"related_works":["https://openalex.org/W2360051520","https://openalex.org/W2798244654","https://openalex.org/W3168108534","https://openalex.org/W34871393","https://openalex.org/W4206135463","https://openalex.org/W1486689224","https://openalex.org/W2094697992","https://openalex.org/W4229574949","https://openalex.org/W2368813785","https://openalex.org/W2910817228"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3],"novel":[4],"Forward":[5],"Body":[6],"Biasing":[7],"(FBB)":[8],"circuit":[9],"is":[10],"proposed":[11,25],"for":[12,81],"ultra":[13],"low":[14],"power":[15,59],"Current":[16],"Mode":[17],"Logic":[18],"(CML)":[19],"MUXs":[20,84],"and":[21,36,64,73,78,85],"Latches.":[22],"Through":[23],"the":[24,29,37,40,49],"clocked-power":[26],"FBB":[27,82],"circuit,":[28],"supply":[30],"voltage":[31],"V":[32],"<inf":[33],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[34],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">DD</inf>":[35],"dc-level":[38],"of":[39,52,71,101],"differential":[41,53,102],"inputs":[42],"can":[43,57,93],"be":[44,95],"reduced":[45],"significantly,":[46],"while":[47],"maintaining":[48],"original":[50],"swing":[51],"outputs.":[54],"Our":[55],"architecture":[56],"reach":[58],"saving":[60],"up":[61],"to":[62,97],"60%,":[63],"50%":[65],"in":[66],"average":[67],"with":[68],"slight":[69],"penalty":[70],"area":[72],"frequency.":[74],"The":[75,89],"design":[76,91],"methodology":[77],"performance":[79],"analysis":[80],"CML":[83],"Latches":[86],"are":[87],"presented.":[88],"same":[90],"concept":[92],"also":[94],"extended":[96],"logic":[98],"circuits":[99],"composed":[100],"input":[103],"pairs.":[104]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}