{"id":"https://openalex.org/W2062890441","doi":"https://doi.org/10.1109/socc.2007.4545439","title":"A spur-reduction technique in a fully integrated CMOS frequency synthesizer for 5-GHz WLAN SOC","display_name":"A spur-reduction technique in a fully integrated CMOS frequency synthesizer for 5-GHz WLAN SOC","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2062890441","doi":"https://doi.org/10.1109/socc.2007.4545439","mag":"2062890441"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2007.4545439","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2007.4545439","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International SOC Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101267360","display_name":"Yuan Sun","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Yuan Sun","raw_affiliation_strings":["Centre for Integrated Circuits and Systems, Nanyang Technological University, Singapore","Centre for Integrated Circuits and Systems, Nanyang Technological University, Singapore 639798"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for Integrated Circuits and Systems, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Centre for Integrated Circuits and Systems, Nanyang Technological University, Singapore 639798","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062730461","display_name":"Liter Siek","orcid":"https://orcid.org/0000-0002-0415-6497"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Liter Siek","raw_affiliation_strings":["Centre for Integrated Circuits and Systems, Nanyang Technological University, Singapore","Centre for Integrated Circuits and Systems, Nanyang Technological University, Singapore 639798"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for Integrated Circuits and Systems, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Centre for Integrated Circuits and Systems, Nanyang Technological University, Singapore 639798","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.9982,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.71204836,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"36","issue":null,"first_page":"113","last_page":"116"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spur","display_name":"Spur","score":0.8448812961578369},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.7572327852249146},{"id":"https://openalex.org/keywords/settling-time","display_name":"Settling time","score":0.6049583554267883},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5663026571273804},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.535452127456665},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.522834837436676},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5192041993141174},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4561270475387573},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.44493263959884644},{"id":"https://openalex.org/keywords/direct-digital-synthesizer","display_name":"Direct digital synthesizer","score":0.4286476969718933},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3995082378387451},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3124796152114868},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.17176783084869385},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15998324751853943}],"concepts":[{"id":"https://openalex.org/C2779821383","wikidata":"https://www.wikidata.org/wiki/Q7581537","display_name":"Spur","level":2,"score":0.8448812961578369},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.7572327852249146},{"id":"https://openalex.org/C14781684","wikidata":"https://www.wikidata.org/wiki/Q3983320","display_name":"Settling time","level":3,"score":0.6049583554267883},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5663026571273804},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.535452127456665},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.522834837436676},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5192041993141174},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4561270475387573},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.44493263959884644},{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.4286476969718933},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3995082378387451},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3124796152114868},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.17176783084869385},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15998324751853943},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0},{"id":"https://openalex.org/C160030872","wikidata":"https://www.wikidata.org/wiki/Q2142864","display_name":"Step response","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2007.4545439","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2007.4545439","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International SOC Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8199999928474426,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322410","display_name":"MediaTek","ror":"https://ror.org/05g9jck81"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1573863707","https://openalex.org/W1677884181","https://openalex.org/W2052152458","https://openalex.org/W2067644577","https://openalex.org/W2121933731","https://openalex.org/W2149785845","https://openalex.org/W2155424442","https://openalex.org/W2165238044","https://openalex.org/W2543729944","https://openalex.org/W6728661878"],"related_works":["https://openalex.org/W3145870900","https://openalex.org/W2350523680","https://openalex.org/W2353586717","https://openalex.org/W2371350995","https://openalex.org/W2379961307","https://openalex.org/W2376421545","https://openalex.org/W2374761771","https://openalex.org/W2354027044","https://openalex.org/W2359366503","https://openalex.org/W2043438372"],"abstract_inverted_index":{"A":[0],"spur-reduction":[1],"technique":[2],"is":[3,60],"presented":[4],"to":[5,32,38,47,66],"accomplish":[6],"low":[7,90],"reference":[8,51,91],"spurs":[9],"while":[10],"maintaining":[11],"fast":[12,99],"settling":[13,100],"time":[14,101],"for":[15,105],"a":[16,55,77,84,89,98,106],"fully":[17],"integrated":[18],"5-GHz":[19],"frequency":[20,107],"synthesizer.":[21],"The":[22,73],"proposed":[23],"synthesizer":[24,65],"architecture":[25],"smoothly":[26],"adapts":[27],"the":[28,40,44,50,63],"loop":[29,41],"parameters":[30],"according":[31],"different":[33],"operating":[34,75],"modes,":[35],"so":[36],"as":[37],"reduce":[39],"bandwidth":[42],"in":[43,83],"locked":[45],"state":[46],"further":[48],"attenuate":[49],"spurs.":[52,72],"In":[53],"addition,":[54],"high-performance":[56],"charge":[57],"pump":[58],"circuit":[59],"incorporated":[61],"with":[62,76],"adaptive":[64],"alleviate":[67],"non-ideal":[68],"effects":[69],"that":[70],"cause":[71],"synthesizer,":[74],"supply":[78],"voltage":[79],"of":[80,94,102,109],"1.2":[81],"V":[82],"0.18-\u03bcm":[85],"CMOS":[86],"process,":[87],"achieves":[88],"spur":[92],"level":[93],"\u221260":[95],"dBc":[96],"and":[97],"32":[103],"\u03bcs":[104],"jump":[108],"220":[110],"MHz.":[111]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}