{"id":"https://openalex.org/W2081286796","doi":"https://doi.org/10.1109/socc.2007.4545431","title":"Intra-die process parameter variation and leakage analysis of cache at the microarchitectural level","display_name":"Intra-die process parameter variation and leakage analysis of cache at the microarchitectural level","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2081286796","doi":"https://doi.org/10.1109/socc.2007.4545431","mag":"2081286796"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2007.4545431","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2007.4545431","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International SOC Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075601623","display_name":"Manjari Agarwal","orcid":null},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Manjari Agarwal","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Buffallo, Buffalo, NY, USA","Department of Computer Science and Engineering, University at Buffalo (SUNY), New York 14260, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Buffallo, Buffalo, NY, USA","institution_ids":["https://openalex.org/I63190737"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, University at Buffalo (SUNY), New York 14260, USA","institution_ids":["https://openalex.org/I63190737"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006585147","display_name":"Praveen Elakkumanan","orcid":null},"institutions":[{"id":"https://openalex.org/I57206974","display_name":"New York University","ror":"https://ror.org/0190ak572","country_code":"US","type":"education","lineage":["https://openalex.org/I57206974"]},{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Praveen Elakkumanan","raw_affiliation_strings":["Department of Computer Science and Engineering, State University of New York, University at Buffalo, Buffalo, NY, USA","Department of Computer Science and Engineering, University at Buffalo (SUNY), New York 14260, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, State University of New York, University at Buffalo, Buffalo, NY, USA","institution_ids":["https://openalex.org/I57206974","https://openalex.org/I63190737"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, University at Buffalo (SUNY), New York 14260, USA","institution_ids":["https://openalex.org/I63190737"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108456717","display_name":"Ramalingam Sridhar","orcid":null},"institutions":[{"id":"https://openalex.org/I57206974","display_name":"New York University","ror":"https://ror.org/0190ak572","country_code":"US","type":"education","lineage":["https://openalex.org/I57206974"]},{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ramalingam Sridhar","raw_affiliation_strings":["Department of Computer Science and Engineering, State University of New York, University at Buffalo, Buffalo, NY, USA","Department of Computer Science and Engineering, University at Buffalo (SUNY), New York 14260, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, State University of New York, University at Buffalo, Buffalo, NY, USA","institution_ids":["https://openalex.org/I57206974","https://openalex.org/I63190737"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, University at Buffalo (SUNY), New York 14260, USA","institution_ids":["https://openalex.org/I63190737"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.10539901,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"24","issue":null,"first_page":"79","last_page":"82"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8476819396018982},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.6774498224258423},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5956524610519409},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.594753086566925},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5918925404548645},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5774683952331543},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5450676679611206},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.48237529397010803},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.47612863779067993},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.4577987492084503},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.4438640773296356},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.4373660683631897},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3940317630767822},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35892361402511597},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3283010423183441},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.2998899221420288},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.28928035497665405},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.28635087609291077},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21382156014442444},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19834274053573608},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1084132194519043},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07529231905937195}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8476819396018982},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.6774498224258423},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5956524610519409},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.594753086566925},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5918925404548645},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5774683952331543},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5450676679611206},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.48237529397010803},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.47612863779067993},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.4577987492084503},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.4438640773296356},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.4373660683631897},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3940317630767822},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35892361402511597},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3283010423183441},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.2998899221420288},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.28928035497665405},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.28635087609291077},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21382156014442444},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19834274053573608},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1084132194519043},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07529231905937195},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2007.4545431","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2007.4545431","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International SOC Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8500000238418579,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1550928833","https://openalex.org/W2032094184","https://openalex.org/W2103184543","https://openalex.org/W2117076170","https://openalex.org/W2132621842","https://openalex.org/W2150073849","https://openalex.org/W4285719527","https://openalex.org/W6632802079","https://openalex.org/W6675475128","https://openalex.org/W6677588648"],"related_works":["https://openalex.org/W2145535077","https://openalex.org/W2106119416","https://openalex.org/W2144788518","https://openalex.org/W2988244725","https://openalex.org/W2037498252","https://openalex.org/W2966447112","https://openalex.org/W4246122698","https://openalex.org/W15724499","https://openalex.org/W3003475812","https://openalex.org/W1581731722"],"abstract_inverted_index":{"As":[0],"technology":[1],"scales":[2],"down":[3],"to":[4,11,14,28,61,78,81,118],"the":[5,15,20,30,40,43,46,52,55,63,75,114,127,131],"nanometer":[6],"domain,":[7],"leakage":[8,64,111],"currents":[9,65,112],"begin":[10],"contribute":[12],"significantly":[13],"total":[16],"power":[17,125],"consumption":[18],"of":[19,48,54,123],"chip.":[21,56],"In":[22,90],"addition,":[23],"it":[24,58],"becomes":[25,59],"increasingly":[26],"difficuilt":[27],"control":[29],"transistor":[31],"device":[32],"parameters.":[33],"This":[34],"causes":[35],"increased":[36],"heat":[37],"dissipation":[38],"in":[39,45,69,74,113],"chip":[41],"and":[42,66,86,110,130],"degradation":[44],"frequency":[47],"operation,":[49],"thus":[50],"compromising":[51],"reliability":[53],"Hence,":[57],"necessary":[60],"model":[62],"variabilities":[67],"observed":[68],"minimum":[70],"geometry":[71],"transistors":[72],"early":[73],"design":[76,82],"flow,":[77],"be":[79],"able":[80],"a":[83,96],"low-power,":[84],"dense":[85],"robust":[87],"cache":[88,97,116,132],"architecture.":[89],"this":[91],"paper,":[92],"we":[93],"present":[94],"CacheSim,":[95],"memory":[98,124],"simulator":[99],"that":[100],"includes":[101],"compact":[102],"models":[103],"for":[104],"both":[105],"intra-die":[106],"process":[107],"parameter":[108],"variations":[109],"conventional":[115],"architecture,":[117],"give":[119],"an":[120],"accurate":[121],"estimate":[122],"at":[126],"system":[128],"level,":[129],"access":[133],"time.":[134]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}