{"id":"https://openalex.org/W2073321273","doi":"https://doi.org/10.1109/socc.2007.4545424","title":"Design of a SIMD multimedia SoC platform","display_name":"Design of a SIMD multimedia SoC platform","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2073321273","doi":"https://doi.org/10.1109/socc.2007.4545424","mag":"2073321273"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2007.4545424","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2007.4545424","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International SOC Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054924078","display_name":"Guang-Huei Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Guang-Huei Lin","raw_affiliation_strings":["Graduate Institute of Electrical Engineering, National Taiwan University, Taipei, Taiwan","Graduate Institute of Electrical Engineering, National Taiwan University, Taipei, China"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Graduate Institute of Electrical Engineering, National Taiwan University, Taipei, China","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091344199","display_name":"Ya-Nan Wen","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ya-Nan Wen","raw_affiliation_strings":["Graduate Institute of Electrical Engineering, National Taiwan University, Taipei, Taiwan","Graduate Institute of Electrical Engineering, National Taiwan University, Taipei, China"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Graduate Institute of Electrical Engineering, National Taiwan University, Taipei, China","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030849908","display_name":"Xiaolong Wu","orcid":"https://orcid.org/0000-0001-9981-1169"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Xiao-Long Wu","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, China"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, China","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087328159","display_name":"Sao\u2010Jie Chen","orcid":"https://orcid.org/0000-0003-1152-171X"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Sao-Jie Chen","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","Graduate Institute of Electrical Engineering, National Taiwan University, Taipei, China"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Graduate Institute of Electrical Engineering, National Taiwan University, Taipei, China","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100721274","display_name":"Yu Hen Hu","orcid":"https://orcid.org/0000-0003-3427-0677"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yu-Hen Hu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI, USA","Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI53706, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI53706, USA","institution_ids":["https://openalex.org/I135310074"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5054924078"],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":0.3167,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.62232826,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"7","issue":null,"first_page":"51","last_page":"54"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.9155436754226685},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8492904901504517},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.593494713306427},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5269104838371277},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.496756374835968},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4948529601097107},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.4475663900375366},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.42548424005508423},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.4113043546676636},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3262712359428406},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.20459726452827454}],"concepts":[{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.9155436754226685},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8492904901504517},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.593494713306427},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5269104838371277},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.496756374835968},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4948529601097107},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.4475663900375366},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.42548424005508423},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.4113043546676636},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3262712359428406},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.20459726452827454}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2007.4545424","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2007.4545424","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International SOC Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1989414805","https://openalex.org/W2003087608","https://openalex.org/W2027676597","https://openalex.org/W2061055971","https://openalex.org/W2147423491","https://openalex.org/W2171641226"],"related_works":["https://openalex.org/W2115688358","https://openalex.org/W1503212777","https://openalex.org/W2072728786","https://openalex.org/W2146636354","https://openalex.org/W2365474106","https://openalex.org/W2066454338","https://openalex.org/W2164026451","https://openalex.org/W4396938741","https://openalex.org/W2148099609","https://openalex.org/W1607469815"],"abstract_inverted_index":{"PLX":[0,46],"is":[1],"a":[2,13,33,39,45,48,58,73],"native":[3],"SIMD":[4,16,74,85],"instruction":[5],"set":[6],"architecture,":[7],"which":[8],"integrates":[9],"scalar":[10],"instructions":[11],"into":[12],"multimedia":[14,22],"extension":[15],"core":[17,30],"to":[18,32,80],"run":[19],"OS":[20,67],"and":[21,66,72],"functions.":[23],"It":[24],"changes":[25],"the":[26,83],"typical":[27],"CPU-DSP":[28],"dual":[29],"architecture":[31],"SIMDI/OCTRL":[34],"architecture.":[35],"We":[36],"have":[37],"developed":[38],"PLX-based":[40],"system":[41,60],"developing":[42],"platform,":[43],"including":[44],"core,":[47],"RISC-like":[49],"8051":[50],"as":[51],"I/O":[52],"controller,":[53],"an":[54],"H.264":[55],"accelerator":[56],"hardware,":[57],"SystemC":[59],"level":[61],"virtual":[62],"prototype":[63],"for":[64,78],"verification":[65],"development":[68],"at":[69],"early":[70],"stage,":[71],"code":[75],"generation":[76],"methodology":[77],"software":[79],"better":[81],"exploit":[82],"64-bit":[84],"computation":[86],"power.":[87]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}