{"id":"https://openalex.org/W2110533965","doi":"https://doi.org/10.1109/socc.2005.1554506","title":"A 10 Gb/s Wide-Band Current-Mode Logic I/O Interface for High-Speed Interconnect in 0.18\u03bcm CMOS Technology","display_name":"A 10 Gb/s Wide-Band Current-Mode Logic I/O Interface for High-Speed Interconnect in 0.18\u03bcm CMOS Technology","publication_year":2005,"publication_date":"2005-12-13","ids":{"openalex":"https://openalex.org/W2110533965","doi":"https://doi.org/10.1109/socc.2005.1554506","mag":"2110533965"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2005.1554506","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2005.1554506","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 Joint 30th International Conference on Infrared and Millimeter Waves and 13th International Conference on Terahertz Electronics","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102810370","display_name":"Ching-Te Chiu","orcid":"https://orcid.org/0000-0002-8396-2883"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Ching-Te Chiu","raw_affiliation_strings":["Department of Electrical Engineering & Institute of Communications engineering, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering & Institute of Communications engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102151359","display_name":"Jen\u2010Ming Wu","orcid":"https://orcid.org/0000-0002-8474-1281"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jen-Ming Wu","raw_affiliation_strings":["Department of Electrical Engineering & Institute of Communications engineering, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering & Institute of Communications engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021456532","display_name":"Shawn S. H. Hsu","orcid":"https://orcid.org/0000-0002-0910-7096"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shuo-Hung Hsu","raw_affiliation_strings":["Department of Electrical Engineering & Institute of Communications engineering, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering & Institute of Communications engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112624907","display_name":"Min-Sheng Kao","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Min-Sheng Kao","raw_affiliation_strings":["Department of Electrical Engineering & Institute of Communications engineering, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering & Institute of Communications engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067498162","display_name":"Chih-Hsien Jen","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Hsien Jen","raw_affiliation_strings":["Department of Electrical Engineering & Institute of Communications engineering, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering & Institute of Communications engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100880349","display_name":"Yar-Sun Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yarsun Hsu","raw_affiliation_strings":["Department of Electrical Engineering & Institute of Communications engineering, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering & Institute of Communications engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5102810370"],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":0.582,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.71179016,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"257","last_page":"260"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7164889574050903},{"id":"https://openalex.org/keywords/backplane","display_name":"Backplane","score":0.5890772938728333},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.583920419216156},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.5547100305557251},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.49373874068260193},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4681791365146637},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.43798571825027466},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.43004170060157776},{"id":"https://openalex.org/keywords/current-mode-logic","display_name":"Current-mode logic","score":0.4190107583999634},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4136989712715149},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3610382080078125},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3545031249523163},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3102113604545593},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.21350479125976562},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.17558717727661133}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7164889574050903},{"id":"https://openalex.org/C134256836","wikidata":"https://www.wikidata.org/wiki/Q545913","display_name":"Backplane","level":2,"score":0.5890772938728333},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.583920419216156},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.5547100305557251},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49373874068260193},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4681791365146637},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.43798571825027466},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.43004170060157776},{"id":"https://openalex.org/C2780295579","wikidata":"https://www.wikidata.org/wiki/Q5195108","display_name":"Current-mode logic","level":3,"score":0.4190107583999634},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4136989712715149},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3610382080078125},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3545031249523163},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3102113604545593},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.21350479125976562},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.17558717727661133},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2005.1554506","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2005.1554506","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 Joint 30th International Conference on Infrared and Millimeter Waves and 13th International Conference on Terahertz Electronics","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1518533735","https://openalex.org/W1972425367","https://openalex.org/W2127452251","https://openalex.org/W2128046830","https://openalex.org/W2137359491","https://openalex.org/W2181602781","https://openalex.org/W3150891300","https://openalex.org/W6679021445"],"related_works":["https://openalex.org/W3099531851","https://openalex.org/W2142856902","https://openalex.org/W2317728138","https://openalex.org/W2000372772","https://openalex.org/W2387896425","https://openalex.org/W1587587577","https://openalex.org/W2142667731","https://openalex.org/W2095795001","https://openalex.org/W2048167795","https://openalex.org/W1981294195"],"abstract_inverted_index":{"A":[0],"low":[1],"power,":[2],"area-efficient":[3],"10":[4],"Gb/s":[5],"wide-band":[6,35],"current-mode":[7],"logic":[8],"(CML)":[9],"I/O":[10,100,129],"interface":[11,21,101,130,140,154],"for":[12,37,102],"high-speed":[13,103],"interconnect":[14,104],"is":[15,91,131],"presented":[16],"in":[17,50,94,110,118],"this":[18,38,95],"paper.":[19],"This":[20,113],"consists":[22],"of":[23,70,84,127,136],"input":[24,86,137,153,161,166],"equalizer,":[25],"limiting":[26],"amplifier,":[27],"CML":[28],"buffer":[29],"and":[30,46,62,88,105,138,146,164],"output":[31,89,139],"voltage-peaking":[32,90],"circuit.":[33],"Several":[34],"techniques":[36,54,66],"work":[39,114],"are":[40,141],"adopted":[41],"to":[42,75,97],"broaden":[43],"the":[44,48,71,76,85,111,128],"bandwidth":[45],"realize":[47],"circuit":[49,72,77],"10Gb/s":[51,158],"operation.":[52],"The":[53,82,123,134,152],"include":[55],"PMOS":[56],"active":[57,60],"load":[58],"inductive-peaking,":[59],"feedback":[61],"Cherry-Hooper":[63],"topology.":[64],"These":[65],"can":[67,155],"reduce":[68],"80%":[69],"area":[73,78,135],"compared":[74],"with":[79,159],"on-chip":[80],"inductors.":[81],"integration":[83],"equalizer":[87],"also":[92],"verified":[93],"paper":[96],"provide":[98],"robust":[99],"compensate":[106],"transmission":[107],"signal":[108],"attenuation":[109],"backplane.":[112],"has":[115],"been":[116],"implemented":[117],"a":[119],"0.18\u03bcm":[120],"CMOS":[121],"technology.":[122],"total":[124],"power":[125],"consumption":[126],"only":[132],"70mW.":[133],"0.02mm":[142],"<sup":[143,148],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[144,149],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[145,150],"0.008mm":[147],".":[151],"operate":[156],"at":[157],"40dB":[160],"dynamic":[162],"range":[163],"4mV":[165],"sensitivity.":[167]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}