{"id":"https://openalex.org/W1576303948","doi":"https://doi.org/10.1109/socc.2005.1554458","title":"A low jitter delay-locked loop with a realignment duty cycle corrector","display_name":"A low jitter delay-locked loop with a realignment duty cycle corrector","publication_year":2005,"publication_date":"2005-12-13","ids":{"openalex":"https://openalex.org/W1576303948","doi":"https://doi.org/10.1109/socc.2005.1554458","mag":"1576303948"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2005.1554458","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2005.1554458","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 Joint 30th International Conference on Infrared and Millimeter Waves and 13th International Conference on Terahertz Electronics","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089209661","display_name":"L. Li","orcid":null},"institutions":[{"id":"https://openalex.org/I162838928","display_name":"National Chung Hsing University","ror":"https://ror.org/05vn3ca78","country_code":"TW","type":"education","lineage":["https://openalex.org/I162838928"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"L. Li","raw_affiliation_strings":["Department of Electrical Engineering, National Chung-Hsing University, Taichung, Taiwan","[Dept. of Electr. Eng., Nat. Chung-Hsing Univ., Taichung]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chung-Hsing University, Taichung, Taiwan","institution_ids":["https://openalex.org/I162838928"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Chung-Hsing Univ., Taichung]","institution_ids":["https://openalex.org/I162838928"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5115599244","display_name":"C. H. Cheng","orcid":"https://orcid.org/0009-0006-5865-4973"},"institutions":[{"id":"https://openalex.org/I162838928","display_name":"National Chung Hsing University","ror":"https://ror.org/05vn3ca78","country_code":"TW","type":"education","lineage":["https://openalex.org/I162838928"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"J.H. Chen","raw_affiliation_strings":["Department of Electrical Engineering, National Chung-Hsing University, Taichung, Taiwan","[Dept. of Electr. Eng., Nat. Chung-Hsing Univ., Taichung]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chung-Hsing University, Taichung, Taiwan","institution_ids":["https://openalex.org/I162838928"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Chung-Hsing Univ., Taichung]","institution_ids":["https://openalex.org/I162838928"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079948174","display_name":"KyungHi Chang","orcid":"https://orcid.org/0000-0002-3233-8087"},"institutions":[{"id":"https://openalex.org/I162838928","display_name":"National Chung Hsing University","ror":"https://ror.org/05vn3ca78","country_code":"TW","type":"education","lineage":["https://openalex.org/I162838928"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"R.C. Chang","raw_affiliation_strings":["Department of Electrical Engineering, National Chung-Hsing University, Taichung, Taiwan","[Dept. of Electr. Eng., Nat. Chung-Hsing Univ., Taichung]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chung-Hsing University, Taichung, Taiwan","institution_ids":["https://openalex.org/I162838928"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Chung-Hsing Univ., Taichung]","institution_ids":["https://openalex.org/I162838928"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.1806,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.86927181,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"1","issue":null,"first_page":"73","last_page":"76"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9286937713623047},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.738614559173584},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.6339691877365112},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5789555311203003},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5678855776786804},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5013899803161621},{"id":"https://openalex.org/keywords/waveform","display_name":"Waveform","score":0.45526671409606934},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.4532249867916107},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4430887699127197},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.42892566323280334},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.4261693060398102},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4146338105201721},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3251611590385437},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22965937852859497},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1945458948612213},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09442019462585449},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.07688868045806885}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9286937713623047},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.738614559173584},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.6339691877365112},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5789555311203003},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5678855776786804},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5013899803161621},{"id":"https://openalex.org/C197424946","wikidata":"https://www.wikidata.org/wiki/Q1165717","display_name":"Waveform","level":3,"score":0.45526671409606934},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.4532249867916107},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4430887699127197},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.42892566323280334},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4261693060398102},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4146338105201721},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3251611590385437},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22965937852859497},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1945458948612213},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09442019462585449},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.07688868045806885},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2005.1554458","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2005.1554458","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 Joint 30th International Conference on Infrared and Millimeter Waves and 13th International Conference on Terahertz Electronics","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6600000262260437,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1973972245","https://openalex.org/W2018167528","https://openalex.org/W2023087202","https://openalex.org/W2034484545","https://openalex.org/W6658927019"],"related_works":["https://openalex.org/W1994021281","https://openalex.org/W2139484866","https://openalex.org/W2353997301","https://openalex.org/W2354050524","https://openalex.org/W2898479400","https://openalex.org/W1502047864","https://openalex.org/W2401743820","https://openalex.org/W3177439118","https://openalex.org/W2735947162","https://openalex.org/W2976219355"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,42,47,115],"new":[4],"delay-locked":[5],"loop":[6],"(DLL)":[7],"architecture":[8],"is":[9,25,90,108],"proposed":[10,26,67,105],"to":[11,78],"effectively":[12,109],"improve":[13],"the":[14,28,35,39,70,75,80,85,93,104],"DLL":[15,40,68,89,106],"jitter":[16,86,107],"performance.":[17,87],"A":[18],"novel":[19],"realignment":[20],"duty":[21,44],"cycle":[22,45],"corrector":[23],"(RDCC)":[24],"for":[27],"DLL.":[29],"The":[30,50,66,88],"RDCC":[31,51],"circuit":[32,52],"can":[33],"make":[34],"output":[36],"waveform":[37],"of":[38,55],"maintain":[41],"50%":[43],"in":[46],"lock":[48],"mode.":[49],"has":[53],"advantages":[54],"low":[56],"power":[57],"consumption,":[58],"small":[59],"chip":[60],"area":[61],"and":[62,74],"high":[63],"operating":[64],"frequency.":[65],"adopts":[69],"clean":[71],"ref-clock":[72],"signal":[73,77],"locked":[76],"do":[79],"\"realignment\"":[81],"operation,":[82],"which":[83],"improves":[84],"designed":[91],"using":[92],"TSMC":[94],"0.35\u03bcm":[95],"2P4M":[96],"CMOS":[97],"technology.":[98],"HSPICE":[99],"simulation":[100],"results":[101],"show":[102],"that":[103],"reduced":[110],"61%":[111],"at":[112],"250MHz":[113],"with":[114],"3.3V":[116],"supply.":[117]},"counts_by_year":[{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}