{"id":"https://openalex.org/W1570798405","doi":"https://doi.org/10.1109/socc.2004.1362468","title":"FPGA-efficient phase-to-I/Q architecture","display_name":"FPGA-efficient phase-to-I/Q architecture","publication_year":2004,"publication_date":"2004-12-23","ids":{"openalex":"https://openalex.org/W1570798405","doi":"https://doi.org/10.1109/socc.2004.1362468","mag":"1570798405"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2004.1362468","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2004.1362468","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International SOC Conference, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012266931","display_name":"I. Janiszewski","orcid":null},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"I. Janiszewski","raw_affiliation_strings":["Fachhochschulle, University of Applied Sciences Darmstadt, Darmstadt, Germany","Univ. of Appl. Sci., Darmstadt, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fachhochschulle, University of Applied Sciences Darmstadt, Darmstadt, Germany","institution_ids":[]},{"raw_affiliation_string":"Univ. of Appl. Sci., Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045778666","display_name":"H. Meuth","orcid":null},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"H. Meuth","raw_affiliation_strings":["Fachhochschulle, University of Applied Sciences Darmstadt, Darmstadt, Germany","Univ. of Appl. Sci., Darmstadt, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fachhochschulle, University of Applied Sciences Darmstadt, Darmstadt, Germany","institution_ids":[]},{"raw_affiliation_string":"Univ. of Appl. Sci., Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045653855","display_name":"B. Hoppe","orcid":null},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"B. Hoppe","raw_affiliation_strings":["Fachhochschulle, University of Applied Sciences Darmstadt, Darmstadt, Germany","Univ. of Appl. Sci., Darmstadt, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fachhochschulle, University of Applied Sciences Darmstadt, Darmstadt, Germany","institution_ids":[]},{"raw_affiliation_string":"Univ. of Appl. Sci., Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I31512782"],"apc_list":null,"apc_paid":null,"fwci":0.2249,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.39448925,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"373","last_page":"376"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9929999709129333,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cordic","display_name":"CORDIC","score":0.8291279077529907},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.8070158958435059},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8034525513648987},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7012121677398682},{"id":"https://openalex.org/keywords/software-portability","display_name":"Software portability","score":0.6947344541549683},{"id":"https://openalex.org/keywords/reusability","display_name":"Reusability","score":0.4955047369003296},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4189292788505554},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4023829400539398},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32843708992004395},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.2010383903980255}],"concepts":[{"id":"https://openalex.org/C58870171","wikidata":"https://www.wikidata.org/wiki/Q116076","display_name":"CORDIC","level":3,"score":0.8291279077529907},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.8070158958435059},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8034525513648987},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7012121677398682},{"id":"https://openalex.org/C63000827","wikidata":"https://www.wikidata.org/wiki/Q3080428","display_name":"Software portability","level":2,"score":0.6947344541549683},{"id":"https://openalex.org/C137981799","wikidata":"https://www.wikidata.org/wiki/Q1369184","display_name":"Reusability","level":3,"score":0.4955047369003296},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4189292788505554},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4023829400539398},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32843708992004395},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.2010383903980255},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2004.1362468","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2004.1362468","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International SOC Conference, 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4099999964237213,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1483608451","https://openalex.org/W1975603173","https://openalex.org/W1985956780","https://openalex.org/W2044829853","https://openalex.org/W2110110713","https://openalex.org/W2110197148","https://openalex.org/W2140202565","https://openalex.org/W2157348988","https://openalex.org/W6628903067"],"related_works":["https://openalex.org/W2901381009","https://openalex.org/W4281656368","https://openalex.org/W4295990858","https://openalex.org/W2387631519","https://openalex.org/W2352677973","https://openalex.org/W2606491455","https://openalex.org/W2163289731","https://openalex.org/W1845734676","https://openalex.org/W2365161868","https://openalex.org/W2373124540"],"abstract_inverted_index":{"A":[0],"hybrid":[1,38,53],"architecture":[2,55],"for":[3,70],"digital":[4,27],"phase-to-inphase/quadrature":[5],"(I/Q)":[6],"at":[7],"constant-magnitude":[8],"transformers":[9],"is":[10,67],"presented.":[11],"The":[12,52],"design":[13,57],"may":[14],"be":[15],"efficiently":[16],"implemented":[17],"in":[18],"FPGA.":[19],"Starting":[20],"from":[21,32],"the":[22],"well":[23],"established":[24],"co-ordinate":[25],"rotation":[26],"computer":[28],"(CORDIC)":[29],"algorithm,":[30],"and":[31,48,61,66],"look-up":[33],"table":[34],"(LUT)":[35],"schemes,":[36],"optimum":[37],"configurations":[39],"are":[40,50],"derived.":[41],"Via":[42],"fully":[43],"synthesizable":[44],"HDL":[45],"models,":[46],"portability":[47],"reusability":[49],"ensured.":[51],"LUT/CORDIC":[54],"allows":[56],"partitioning":[58],"between":[59],"logic":[60],"storage":[62],"based":[63],"FPGA":[64],"resources":[65],"suitable":[68],"also":[69],"multi-phase":[71],"implementations.":[72]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}