{"id":"https://openalex.org/W1572967859","doi":"https://doi.org/10.1109/socc.2004.1362431","title":"A weighted fair queuing finishing tag computation architecture and implementation","display_name":"A weighted fair queuing finishing tag computation architecture and implementation","publication_year":2004,"publication_date":"2004-12-23","ids":{"openalex":"https://openalex.org/W1572967859","doi":"https://doi.org/10.1109/socc.2004.1362431","mag":"1572967859"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2004.1362431","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2004.1362431","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International SOC Conference, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035934826","display_name":"C. McKillen","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"C. McKillen","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5081260331","display_name":"Siren Sezer","orcid":"https://orcid.org/0000-0002-7326-8388"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Sezer","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5035934826"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4635,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.6951888,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"3","issue":null,"first_page":"270","last_page":"273"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10138","display_name":"Network Traffic and Congestion Control","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/weighted-fair-queueing","display_name":"Weighted fair queueing","score":0.9190372228622437},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.800696849822998},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.671272337436676},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.6666920185089111},{"id":"https://openalex.org/keywords/queueing-theory","display_name":"Queueing theory","score":0.6025123000144958},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.42035117745399475},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.40741539001464844},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3703343868255615},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3448255658149719},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3392876088619232}],"concepts":[{"id":"https://openalex.org/C102486512","wikidata":"https://www.wikidata.org/wiki/Q457762","display_name":"Weighted fair queueing","level":3,"score":0.9190372228622437},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.800696849822998},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.671272337436676},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.6666920185089111},{"id":"https://openalex.org/C22684755","wikidata":"https://www.wikidata.org/wiki/Q847526","display_name":"Queueing theory","level":2,"score":0.6025123000144958},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.42035117745399475},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.40741539001464844},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3703343868255615},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3448255658149719},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3392876088619232}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2004.1362431","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2004.1362431","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International SOC Conference, 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.46000000834465027,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1580674457","https://openalex.org/W2043838727","https://openalex.org/W2058819785","https://openalex.org/W2100892891","https://openalex.org/W2107238980","https://openalex.org/W2110398403","https://openalex.org/W2124827397","https://openalex.org/W2139475785","https://openalex.org/W2147181680","https://openalex.org/W2176566884","https://openalex.org/W3163287424","https://openalex.org/W4251837487","https://openalex.org/W6819758439"],"related_works":["https://openalex.org/W1912482272","https://openalex.org/W2544043553","https://openalex.org/W2546284597","https://openalex.org/W2348562861","https://openalex.org/W2540393334","https://openalex.org/W2581865514","https://openalex.org/W1983570530","https://openalex.org/W2062932566","https://openalex.org/W2390042878","https://openalex.org/W2132767805"],"abstract_inverted_index":{"This":[0,52],"paper":[1],"investigates":[2],"a":[3,12,48,59],"customized":[4],"implementation":[5,32],"for":[6,58],"Xilinx":[7],"Virtex":[8],"Pro":[9],"board":[10],"of":[11,36,47],"weighted":[13],"fair":[14],"queuing":[15],"(WFQ)":[16],"tag":[17],"scheduler":[18],"that":[19],"has":[20],"the":[21,45],"capacity":[22],"to":[23,39],"serve":[24],"8,000":[25],"individual":[26],"sessions":[27,42],"at":[28],"over":[29],"100MHz.":[30],"The":[31],"is":[33],"actually":[34],"capable":[35],"handling":[37],"up":[38],"64,000":[40],"different":[41],"requiring":[43],"only":[44],"use":[46],"minimal":[49],"size":[50],"FPGA.":[51],"represents":[53],"an":[54],"excellent":[55],"hardware":[56],"cost":[57],"next":[60],"generation":[61],"terabit":[62],"router.":[63]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}