{"id":"https://openalex.org/W1596984630","doi":"https://doi.org/10.1109/socc.2004.1362424","title":"MOS current mode logic: design, optimization, and variability","display_name":"MOS current mode logic: design, optimization, and variability","publication_year":2004,"publication_date":"2004-12-23","ids":{"openalex":"https://openalex.org/W1596984630","doi":"https://doi.org/10.1109/socc.2004.1362424","mag":"1596984630"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2004.1362424","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2004.1362424","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International SOC Conference, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021823528","display_name":"Hossam Hassan","orcid":"https://orcid.org/0000-0003-3932-9009"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"H. Hassan","raw_affiliation_strings":["VLSI Research Group, University of Waterloo, Waterloo, ONT, Canada","Waterloo Univ., Ont., Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Research Group, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"Waterloo Univ., Ont., Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112829693","display_name":"Mohab Anis","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M. Anis","raw_affiliation_strings":["VLSI Research Group, University of Waterloo, Waterloo, ONT, Canada","Waterloo Univ., Ont., Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Research Group, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"Waterloo Univ., Ont., Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111957282","display_name":"M. Elmasry","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M. Elmasry","raw_affiliation_strings":["VLSI Research Group, University of Waterloo, Waterloo, ONT, Canada","Waterloo Univ., Ont., Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Research Group, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"Waterloo Univ., Ont., Canada","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.3563,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.80023659,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"e75 c","issue":null,"first_page":"247","last_page":"250"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/current-mode-logic","display_name":"Current-mode logic","score":0.8432868719100952},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6534353494644165},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.598639190196991},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5624527335166931},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5367921590805054},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5355225801467896},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.48565804958343506},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4844684600830078},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4614521265029907},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.4433916509151459},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4370788335800171},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41726523637771606},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2700931131839752},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22291317582130432},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1569046974182129}],"concepts":[{"id":"https://openalex.org/C2780295579","wikidata":"https://www.wikidata.org/wiki/Q5195108","display_name":"Current-mode logic","level":3,"score":0.8432868719100952},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6534353494644165},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.598639190196991},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5624527335166931},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5367921590805054},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5355225801467896},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.48565804958343506},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4844684600830078},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4614521265029907},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.4433916509151459},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4370788335800171},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41726523637771606},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2700931131839752},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22291317582130432},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1569046974182129},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2004.1362424","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2004.1362424","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International SOC Conference, 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/15","score":0.5099999904632568,"display_name":"Life in Land"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1525409241","https://openalex.org/W1528914157","https://openalex.org/W1566916904","https://openalex.org/W2030822983","https://openalex.org/W2097154741","https://openalex.org/W2127033010","https://openalex.org/W2202138637","https://openalex.org/W4252370165","https://openalex.org/W6631407737","https://openalex.org/W6688209939"],"related_works":["https://openalex.org/W2146978563","https://openalex.org/W2770111540","https://openalex.org/W2101197344","https://openalex.org/W2033560541","https://openalex.org/W4394910561","https://openalex.org/W2160885012","https://openalex.org/W2126607849","https://openalex.org/W1569991298","https://openalex.org/W2002611358","https://openalex.org/W2161199482"],"abstract_inverted_index":{"An":[0],"automated":[1],"optimization-based":[2],"design":[3,21,44,62],"strategy":[4],"for":[5,70],"2-level":[6],"MOS":[7],"current":[8],"mode":[9],"logic":[10],"(MCML)":[11],"circuits":[12],"is":[13,57,76,101],"proposed":[14,74],"to":[15,82],"overcome":[16],"the":[17,20,26,31,43,98],"complexities":[18],"of":[19,48],"process.":[22],"The":[23,46,73],"methodology":[24,75],"minimizes":[25],"power":[27],"dissipation":[28],"while":[29],"satisfying":[30],"performance":[32,53],"criteria.":[33],"Moreover,":[34],"environmental":[35],"and":[36,85,107],"process":[37],"variations":[38,50],"modeling":[39],"are":[40,68],"included":[41],"in":[42,90],"strategy.":[45],"impact":[47],"these":[49],"on":[51,65,78],"MCML":[52,71],"as":[54],"technology":[55],"scales":[56],"also":[58],"presented.":[59],"In":[60],"addition,":[61],"tips":[63],"based":[64],"analytic":[66],"formulation":[67,106],"presented":[69],"designers.":[72],"tested":[77],"several":[79],"benchmarks":[80],"belonging":[81],"optical":[83],"communication":[84],"high-speed":[86],"microprocessor":[87],"applications":[88],"built":[89],"a":[91],"CMOS":[92],"0.18/spl":[93],"mu/m":[94],"process,":[95],"at":[96],"which":[97],"average":[99],"error":[100],"within":[102],"7%":[103],"between":[104],"our":[105],"HSPICE.":[108]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}